blob: 043afea265f91034002f4fba88a9534e2158304f [file] [log] [blame]
wdenkfabd46a2004-07-10 23:11:10 +00001/*
2 * (C) Copyright 2002
3 * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
4 *
5 * (C) Copyright 2002
6 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
7 * Marius Groeger <mgroeger@sysgo.de>
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28#include <common.h>
Ben Warren7194ab82009-10-04 22:37:03 -070029#include <netdev.h>
wdenkfabd46a2004-07-10 23:11:10 +000030
Wolfgang Denkd87080b2006-03-31 18:32:53 +020031DECLARE_GLOBAL_DATA_PTR;
32
wdenkfabd46a2004-07-10 23:11:10 +000033/* ------------------------------------------------------------------------- */
34
35
36/*
37 * Miscelaneous platform dependent initialisations
38 */
39
40int board_init (void)
41{
Marek Vasutcaeb8c02010-10-20 18:56:41 +020042 /* We have RAM, disable cache */
43 dcache_disable();
44 icache_disable();
wdenkfabd46a2004-07-10 23:11:10 +000045
46 /* arch number of cerf PXA Board */
wdenk731215e2004-10-10 18:41:04 +000047 gd->bd->bi_arch_number = MACH_TYPE_PXA_CERF;
wdenkfabd46a2004-07-10 23:11:10 +000048
49 /* adress of boot parameters */
50 gd->bd->bi_boot_params = 0xa0000100;
51
52 return 0;
53}
54
55int board_late_init(void)
56{
57 setenv("stdout", "serial");
58 setenv("stderr", "serial");
59 return 0;
60}
61
Marek Vasutcaeb8c02010-10-20 18:56:41 +020062extern void pxa_dram_init(void);
63int dram_init(void)
64{
65 pxa_dram_init();
66 gd->ram_size = PHYS_SDRAM_1_SIZE;
67 return 0;
68}
wdenkfabd46a2004-07-10 23:11:10 +000069
Marek Vasutcaeb8c02010-10-20 18:56:41 +020070void dram_init_banksize(void)
wdenkfabd46a2004-07-10 23:11:10 +000071{
wdenkfabd46a2004-07-10 23:11:10 +000072 gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
73 gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
wdenkfabd46a2004-07-10 23:11:10 +000074}
Ben Warren7194ab82009-10-04 22:37:03 -070075
76#ifdef CONFIG_CMD_NET
77int board_eth_init(bd_t *bis)
78{
79 int rc = 0;
80#ifdef CONFIG_SMC91111
81 rc = smc91111_initialize(0, CONFIG_SMC91111_BASE);
82#endif
83 return rc;
84}
85#endif