blob: 1771defa164d1069591eb1bc5f5c2fcb83fc318a [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Wu, Josh9e336902013-04-16 23:42:44 +00002/*
3 * (C) Copyright 2013 Atmel Corporation.
4 * Josh Wu <josh.wu@atmel.com>
5 *
6 * Configuation settings for the AT91SAM9N12-EK boards.
Wu, Josh9e336902013-04-16 23:42:44 +00007 */
8
9#ifndef __AT91SAM9N12_CONFIG_H_
10#define __AT91SAM9N12_CONFIG_H_
11
Wu, Josh9e336902013-04-16 23:42:44 +000012/* ARM asynchronous clock */
13#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
14#define CONFIG_SYS_AT91_MAIN_CLOCK 16000000 /* main clock xtal */
Wu, Josh9e336902013-04-16 23:42:44 +000015
16/* Misc CPU related */
Wu, Josh9e336902013-04-16 23:42:44 +000017
Wu, Josh9e336902013-04-16 23:42:44 +000018/* LCD */
Wu, Josh9e336902013-04-16 23:42:44 +000019#define LCD_BPP LCD_COLOR16
20#define LCD_OUTPUT_BPP 24
21#define CONFIG_LCD_LOGO
22#define CONFIG_LCD_INFO
23#define CONFIG_LCD_INFO_BELOW_LOGO
Wu, Josh9e336902013-04-16 23:42:44 +000024#define CONFIG_ATMEL_LCD_RGB565
Wu, Josh9e336902013-04-16 23:42:44 +000025
Wu, Josh9e336902013-04-16 23:42:44 +000026#define CONFIG_SYS_SDRAM_BASE 0x20000000
27#define CONFIG_SYS_SDRAM_SIZE 0x08000000
28
29/*
30 * Initial stack pointer: 4k - GENERATED_GBL_DATA_SIZE in internal SRAM,
31 * leaving the correct space for initial global data structure above
32 * that address while providing maximum stack area below.
33 */
34# define CONFIG_SYS_INIT_SP_ADDR \
Wenyou Yange61ed482017-09-14 11:07:42 +080035 (0x00300000 + 16 * 1024 - GENERATED_GBL_DATA_SIZE)
Wu, Josh9e336902013-04-16 23:42:44 +000036
37/* DataFlash */
Wu, Josh9e336902013-04-16 23:42:44 +000038
39/* NAND flash */
40#ifdef CONFIG_CMD_NAND
Wu, Josh9e336902013-04-16 23:42:44 +000041#define CONFIG_SYS_MAX_NAND_DEVICE 1
42#define CONFIG_SYS_NAND_BASE 0x40000000
43#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
44#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
Andreas Bießmannac45bb12013-11-29 12:13:45 +010045#define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PD(4)
46#define CONFIG_SYS_NAND_READY_PIN GPIO_PIN_PD(5)
Tom Rini8f1a80e2017-07-28 21:31:42 -040047#endif
Wu, Josh9e336902013-04-16 23:42:44 +000048
Wu, Josh9e336902013-04-16 23:42:44 +000049#define CONFIG_EXTRA_ENV_SETTINGS \
50 "console=console=ttyS0,115200\0" \
Tom Rini43ede0b2017-10-22 17:55:07 -040051 "mtdparts="CONFIG_MTDPARTS_DEFAULT"\0" \
Wu, Josh9e336902013-04-16 23:42:44 +000052 "bootargs_nand=rootfstype=ubifs ubi.mtd=7 root=ubi0:rootfs rw\0"\
53 "bootargs_mmc=root=/dev/mmcblk0p2 rw rootfstype=ext4 rootwait\0"
54
Bo Shend9bef0a2013-10-21 16:13:59 +080055/* USB host */
56#ifdef CONFIG_CMD_USB
57#define CONFIG_USB_ATMEL
Bo Shendcd2f1a2013-10-21 16:14:00 +080058#define CONFIG_USB_ATMEL_CLK_SEL_PLLB
Bo Shend9bef0a2013-10-21 16:13:59 +080059#define CONFIG_USB_OHCI_NEW
60#define CONFIG_SYS_USB_OHCI_CPU_INIT
61#define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_BASE_OHCI
62#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9n12"
63#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
Bo Shend9bef0a2013-10-21 16:13:59 +080064#endif
65
Wenyou Yang55415432017-09-14 11:07:44 +080066#ifdef CONFIG_SPI_BOOT
Wu, Josh9e336902013-04-16 23:42:44 +000067
68/* bootstrap + u-boot + env + linux in dataflash on CS0 */
Wu, Josh9e336902013-04-16 23:42:44 +000069
Wenyou Yang55415432017-09-14 11:07:44 +080070#elif defined(CONFIG_NAND_BOOT)
Wu, Josh9e336902013-04-16 23:42:44 +000071
72/* bootstrap + u-boot + env + linux in nandflash */
Wu, Josh9e336902013-04-16 23:42:44 +000073#endif
74
Bo Shenff255e82015-03-27 14:23:36 +080075/* SPL */
Bo Shenff255e82015-03-27 14:23:36 +080076#define CONFIG_SPL_MAX_SIZE 0x6000
77#define CONFIG_SPL_STACK 0x308000
78
79#define CONFIG_SPL_BSS_START_ADDR 0x20000000
80#define CONFIG_SPL_BSS_MAX_SIZE 0x80000
81#define CONFIG_SYS_SPL_MALLOC_START 0x20080000
82#define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
83
Bo Shenff255e82015-03-27 14:23:36 +080084#define CONFIG_SYS_MONITOR_LEN (512 << 10)
85
86#define CONFIG_SYS_MASTER_CLOCK 132096000
87#define CONFIG_SYS_AT91_PLLA 0x20953f03
88#define CONFIG_SYS_MCKR 0x1301
89#define CONFIG_SYS_MCKR_CSS 0x1302
90
Wenyou Yang55415432017-09-14 11:07:44 +080091#ifdef CONFIG_SD_BOOT
Bo Shenff255e82015-03-27 14:23:36 +080092#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
Wenyou Yang55415432017-09-14 11:07:44 +080093#endif
Bo Shenff255e82015-03-27 14:23:36 +080094
Wu, Josh9e336902013-04-16 23:42:44 +000095#endif