blob: 2d89cea4a3e16b9d771dc1aeb956587e76da0199 [file] [log] [blame]
TsiChungLiew777d1ab2008-01-15 14:00:25 -06001/*
2 * (C) Copyright 2000-2004
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * (C) Copyright 2007 Freescale Semiconductor, Inc.
6 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
7 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02008 * SPDX-License-Identifier: GPL-2.0+
TsiChungLiew777d1ab2008-01-15 14:00:25 -06009 */
10
11#include <common.h>
12#include <malloc.h>
13#include <command.h>
14#include <config.h>
15#include <net.h>
16#include <miiphy.h>
17
TsiChungLiew777d1ab2008-01-15 14:00:25 -060018#undef ET_DEBUG
19#undef MII_DEBUG
20
21/* Ethernet Transmit and Receive Buffers */
22#define DBUF_LENGTH 1520
23#define PKT_MAXBUF_SIZE 1518
24#define PKT_MINBUF_SIZE 64
25#define PKT_MAXBLR_SIZE 1536
26#define LAST_PKTBUFSRX PKTBUFSRX - 1
27#define BD_ENET_RX_W_E (BD_ENET_RX_WRAP | BD_ENET_RX_EMPTY)
28#define BD_ENET_TX_RDY_LST (BD_ENET_TX_READY | BD_ENET_TX_LAST)
29#define FIFO_ERRSTAT (FIFO_STAT_RXW | FIFO_STAT_UF | FIFO_STAT_OF)
30
31/* RxBD bits definitions */
32#define BD_ENET_RX_ERR (BD_ENET_RX_LG | BD_ENET_RX_NO | BD_ENET_RX_CR | \
33 BD_ENET_RX_OV | BD_ENET_RX_TR)
34
TsiChungLiew777d1ab2008-01-15 14:00:25 -060035#include <asm/immap.h>
36#include <asm/fsl_mcdmafec.h>
37
38#include "MCD_dma.h"
39
40DECLARE_GLOBAL_DATA_PTR;
41
42struct fec_info_dma fec_info[] = {
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020043#ifdef CONFIG_SYS_FEC0_IOBASE
TsiChungLiew777d1ab2008-01-15 14:00:25 -060044 {
45 0, /* index */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020046 CONFIG_SYS_FEC0_IOBASE, /* io base */
47 CONFIG_SYS_FEC0_PINMUX, /* gpio pin muxing */
48 CONFIG_SYS_FEC0_MIIBASE, /* mii base */
TsiChungLiew777d1ab2008-01-15 14:00:25 -060049 -1, /* phy_addr */
50 0, /* duplex and speed */
51 0, /* phy name */
52 0, /* phyname init */
53 0, /* RX BD */
54 0, /* TX BD */
55 0, /* rx Index */
56 0, /* tx Index */
57 0, /* tx buffer */
58 0, /* initialized flag */
59 (struct fec_info_dma *)-1, /* next */
60 FEC0_RX_TASK, /* rxTask */
61 FEC0_TX_TASK, /* txTask */
62 FEC0_RX_PRIORITY, /* rxPri */
63 FEC0_TX_PRIORITY, /* txPri */
64 FEC0_RX_INIT, /* rxInit */
65 FEC0_TX_INIT, /* txInit */
66 0, /* usedTbdIndex */
67 0, /* cleanTbdNum */
68 },
69#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020070#ifdef CONFIG_SYS_FEC1_IOBASE
TsiChungLiew777d1ab2008-01-15 14:00:25 -060071 {
72 1, /* index */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020073 CONFIG_SYS_FEC1_IOBASE, /* io base */
74 CONFIG_SYS_FEC1_PINMUX, /* gpio pin muxing */
75 CONFIG_SYS_FEC1_MIIBASE, /* mii base */
TsiChungLiew777d1ab2008-01-15 14:00:25 -060076 -1, /* phy_addr */
77 0, /* duplex and speed */
78 0, /* phy name */
79 0, /* phy name init */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020080#ifdef CONFIG_SYS_DMA_USE_INTSRAM
TsiChung Liew429be272008-08-21 23:55:11 +000081 (cbd_t *)DBUF_LENGTH, /* RX BD */
TsiChung Liewf32f7fe2008-04-30 12:11:19 -050082#else
TsiChungLiew777d1ab2008-01-15 14:00:25 -060083 0, /* RX BD */
TsiChung Liewf32f7fe2008-04-30 12:11:19 -050084#endif
TsiChungLiew777d1ab2008-01-15 14:00:25 -060085 0, /* TX BD */
86 0, /* rx Index */
87 0, /* tx Index */
88 0, /* tx buffer */
89 0, /* initialized flag */
90 (struct fec_info_dma *)-1, /* next */
91 FEC1_RX_TASK, /* rxTask */
92 FEC1_TX_TASK, /* txTask */
93 FEC1_RX_PRIORITY, /* rxPri */
94 FEC1_TX_PRIORITY, /* txPri */
95 FEC1_RX_INIT, /* rxInit */
96 FEC1_TX_INIT, /* txInit */
97 0, /* usedTbdIndex */
98 0, /* cleanTbdNum */
99 }
100#endif
101};
102
Joe Hershberger10cbe3b2012-05-22 18:36:19 +0000103static int fec_send(struct eth_device *dev, void *packet, int length);
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600104static int fec_recv(struct eth_device *dev);
105static int fec_init(struct eth_device *dev, bd_t * bd);
106static void fec_halt(struct eth_device *dev);
107
108#ifdef ET_DEBUG
109static void dbg_fec_regs(struct eth_device *dev)
110{
111 struct fec_info_dma *info = dev->priv;
112 volatile fecdma_t *fecp = (fecdma_t *) (info->iobase);
113
114 printf("=====\n");
115 printf("ievent %x - %x\n", (int)&fecp->eir, fecp->eir);
116 printf("imask %x - %x\n", (int)&fecp->eimr, fecp->eimr);
117 printf("ecntrl %x - %x\n", (int)&fecp->ecr, fecp->ecr);
118 printf("mii_mframe %x - %x\n", (int)&fecp->mmfr, fecp->mmfr);
119 printf("mii_speed %x - %x\n", (int)&fecp->mscr, fecp->mscr);
120 printf("mii_ctrlstat %x - %x\n", (int)&fecp->mibc, fecp->mibc);
121 printf("r_cntrl %x - %x\n", (int)&fecp->rcr, fecp->rcr);
122 printf("r hash %x - %x\n", (int)&fecp->rhr, fecp->rhr);
123 printf("x_cntrl %x - %x\n", (int)&fecp->tcr, fecp->tcr);
124 printf("padr_l %x - %x\n", (int)&fecp->palr, fecp->palr);
125 printf("padr_u %x - %x\n", (int)&fecp->paur, fecp->paur);
126 printf("op_pause %x - %x\n", (int)&fecp->opd, fecp->opd);
127 printf("iadr_u %x - %x\n", (int)&fecp->iaur, fecp->iaur);
128 printf("iadr_l %x - %x\n", (int)&fecp->ialr, fecp->ialr);
129 printf("gadr_u %x - %x\n", (int)&fecp->gaur, fecp->gaur);
130 printf("gadr_l %x - %x\n", (int)&fecp->galr, fecp->galr);
131 printf("x_wmrk %x - %x\n", (int)&fecp->tfwr, fecp->tfwr);
132 printf("r_fdata %x - %x\n", (int)&fecp->rfdr, fecp->rfdr);
133 printf("r_fstat %x - %x\n", (int)&fecp->rfsr, fecp->rfsr);
134 printf("r_fctrl %x - %x\n", (int)&fecp->rfcr, fecp->rfcr);
135 printf("r_flrfp %x - %x\n", (int)&fecp->rlrfp, fecp->rlrfp);
136 printf("r_flwfp %x - %x\n", (int)&fecp->rlwfp, fecp->rlwfp);
137 printf("r_frfar %x - %x\n", (int)&fecp->rfar, fecp->rfar);
138 printf("r_frfrp %x - %x\n", (int)&fecp->rfrp, fecp->rfrp);
139 printf("r_frfwp %x - %x\n", (int)&fecp->rfwp, fecp->rfwp);
140 printf("t_fdata %x - %x\n", (int)&fecp->tfdr, fecp->tfdr);
141 printf("t_fstat %x - %x\n", (int)&fecp->tfsr, fecp->tfsr);
142 printf("t_fctrl %x - %x\n", (int)&fecp->tfcr, fecp->tfcr);
143 printf("t_flrfp %x - %x\n", (int)&fecp->tlrfp, fecp->tlrfp);
144 printf("t_flwfp %x - %x\n", (int)&fecp->tlwfp, fecp->tlwfp);
145 printf("t_ftfar %x - %x\n", (int)&fecp->tfar, fecp->tfar);
146 printf("t_ftfrp %x - %x\n", (int)&fecp->tfrp, fecp->tfrp);
147 printf("t_ftfwp %x - %x\n", (int)&fecp->tfwp, fecp->tfwp);
148 printf("frst %x - %x\n", (int)&fecp->frst, fecp->frst);
149 printf("ctcwr %x - %x\n", (int)&fecp->ctcwr, fecp->ctcwr);
150}
151#endif
152
TsiChung Liewf32f7fe2008-04-30 12:11:19 -0500153static void set_fec_duplex_speed(volatile fecdma_t * fecp, bd_t * bd,
154 int dup_spd)
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600155{
156 if ((dup_spd >> 16) == FULL) {
157 /* Set maximum frame length */
158 fecp->rcr = FEC_RCR_MAX_FL(PKT_MAXBUF_SIZE) | FEC_RCR_MII_MODE |
159 FEC_RCR_PROM | 0x100;
160 fecp->tcr = FEC_TCR_FDEN;
161 } else {
162 /* Half duplex mode */
163 fecp->rcr = FEC_RCR_MAX_FL(PKT_MAXBUF_SIZE) |
164 FEC_RCR_MII_MODE | FEC_RCR_DRT;
165 fecp->tcr &= ~FEC_TCR_FDEN;
166 }
167
168 if ((dup_spd & 0xFFFF) == _100BASET) {
169#ifdef MII_DEBUG
170 printf("100Mbps\n");
171#endif
172 bd->bi_ethspeed = 100;
173 } else {
174#ifdef MII_DEBUG
175 printf("10Mbps\n");
176#endif
177 bd->bi_ethspeed = 10;
178 }
179}
180
Joe Hershberger10cbe3b2012-05-22 18:36:19 +0000181static int fec_send(struct eth_device *dev, void *packet, int length)
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600182{
183 struct fec_info_dma *info = dev->priv;
184 cbd_t *pTbd, *pUsedTbd;
185 u16 phyStatus;
186
Mike Frysinger8ef583a2010-12-23 15:40:12 -0500187 miiphy_read(dev->name, info->phy_addr, MII_BMSR, &phyStatus);
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600188
189 /* process all the consumed TBDs */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200190 while (info->cleanTbdNum < CONFIG_SYS_TX_ETH_BUFFER) {
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600191 pUsedTbd = &info->txbd[info->usedTbdIdx];
192 if (pUsedTbd->cbd_sc & BD_ENET_TX_READY) {
193#ifdef ET_DEBUG
194 printf("Cannot clean TBD %d, in use\n",
195 info->cleanTbdNum);
196#endif
197 return 0;
198 }
199
200 /* clean this buffer descriptor */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200201 if (info->usedTbdIdx == (CONFIG_SYS_TX_ETH_BUFFER - 1))
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600202 pUsedTbd->cbd_sc = BD_ENET_TX_WRAP;
203 else
204 pUsedTbd->cbd_sc = 0;
205
206 /* update some indeces for a correct handling of the TBD ring */
207 info->cleanTbdNum++;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200208 info->usedTbdIdx = (info->usedTbdIdx + 1) % CONFIG_SYS_TX_ETH_BUFFER;
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600209 }
210
211 /* Check for valid length of data. */
212 if ((length > 1500) || (length <= 0)) {
213 return -1;
214 }
215
216 /* Check the number of vacant TxBDs. */
217 if (info->cleanTbdNum < 1) {
218 printf("No available TxBDs ...\n");
219 return -1;
220 }
221
222 /* Get the first TxBD to send the mac header */
223 pTbd = &info->txbd[info->txIdx];
224 pTbd->cbd_datlen = length;
225 pTbd->cbd_bufaddr = (u32) packet;
226 pTbd->cbd_sc |= BD_ENET_TX_LAST | BD_ENET_TX_TC | BD_ENET_TX_READY;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200227 info->txIdx = (info->txIdx + 1) % CONFIG_SYS_TX_ETH_BUFFER;
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600228
229 /* Enable DMA transmit task */
230 MCD_continDma(info->txTask);
231
232 info->cleanTbdNum -= 1;
233
234 /* wait until frame is sent . */
235 while (pTbd->cbd_sc & BD_ENET_TX_READY) {
236 udelay(10);
237 }
238
239 return (int)(info->txbd[info->txIdx].cbd_sc & BD_ENET_TX_STATS);
240}
241
242static int fec_recv(struct eth_device *dev)
243{
244 struct fec_info_dma *info = dev->priv;
245 volatile fecdma_t *fecp = (fecdma_t *) (info->iobase);
246
Joe Hershberger1fd92db2015-04-08 01:41:06 -0500247 cbd_t *prbd = &info->rxbd[info->rxIdx];
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600248 u32 ievent;
249 int frame_length, len = 0;
250
251 /* Check if any critical events have happened */
252 ievent = fecp->eir;
253 if (ievent != 0) {
254 fecp->eir = ievent;
255
256 if (ievent & (FEC_EIR_BABT | FEC_EIR_TXERR | FEC_EIR_RXERR)) {
257 printf("fec_recv: error\n");
258 fec_halt(dev);
259 fec_init(dev, NULL);
260 return 0;
261 }
262
263 if (ievent & FEC_EIR_HBERR) {
264 /* Heartbeat error */
265 fecp->tcr |= FEC_TCR_GTS;
266 }
267
268 if (ievent & FEC_EIR_GRA) {
269 /* Graceful stop complete */
270 if (fecp->tcr & FEC_TCR_GTS) {
271 printf("fec_recv: tcr_gts\n");
272 fec_halt(dev);
273 fecp->tcr &= ~FEC_TCR_GTS;
274 fec_init(dev, NULL);
275 }
276 }
277 }
278
Joe Hershberger1fd92db2015-04-08 01:41:06 -0500279 if (!(prbd->cbd_sc & BD_ENET_RX_EMPTY)) {
280 if ((prbd->cbd_sc & BD_ENET_RX_LAST) &&
281 !(prbd->cbd_sc & BD_ENET_RX_ERR) &&
282 ((prbd->cbd_datlen - 4) > 14)) {
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600283
284 /* Get buffer address and size */
Joe Hershberger1fd92db2015-04-08 01:41:06 -0500285 frame_length = prbd->cbd_datlen - 4;
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600286
287 /* Fill the buffer and pass it to upper layers */
Joe Hershberger1fd92db2015-04-08 01:41:06 -0500288 net_process_received_packet((uchar *)prbd->cbd_bufaddr,
289 frame_length);
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600290 len = frame_length;
291 }
292
293 /* Reset buffer descriptor as empty */
294 if ((info->rxIdx) == (PKTBUFSRX - 1))
Joe Hershberger1fd92db2015-04-08 01:41:06 -0500295 prbd->cbd_sc = (BD_ENET_RX_WRAP | BD_ENET_RX_EMPTY);
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600296 else
Joe Hershberger1fd92db2015-04-08 01:41:06 -0500297 prbd->cbd_sc = BD_ENET_RX_EMPTY;
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600298
Joe Hershberger1fd92db2015-04-08 01:41:06 -0500299 prbd->cbd_datlen = PKTSIZE_ALIGN;
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600300
301 /* Now, we have an empty RxBD, restart the DMA receive task */
302 MCD_continDma(info->rxTask);
303
304 /* Increment BD count */
305 info->rxIdx = (info->rxIdx + 1) % PKTBUFSRX;
306 }
307
308 return len;
309}
310
311static void fec_set_hwaddr(volatile fecdma_t * fecp, u8 * mac)
312{
313 u8 currByte; /* byte for which to compute the CRC */
314 int byte; /* loop - counter */
315 int bit; /* loop - counter */
316 u32 crc = 0xffffffff; /* initial value */
317
318 for (byte = 0; byte < 6; byte++) {
319 currByte = mac[byte];
320 for (bit = 0; bit < 8; bit++) {
321 if ((currByte & 0x01) ^ (crc & 0x01)) {
322 crc >>= 1;
323 crc = crc ^ 0xedb88320;
324 } else {
325 crc >>= 1;
326 }
327 currByte >>= 1;
328 }
329 }
330
331 crc = crc >> 26;
332
333 /* Set individual hash table register */
334 if (crc >= 32) {
335 fecp->ialr = (1 << (crc - 32));
336 fecp->iaur = 0;
337 } else {
338 fecp->ialr = 0;
339 fecp->iaur = (1 << crc);
340 }
341
342 /* Set physical address */
343 fecp->palr = (mac[0] << 24) + (mac[1] << 16) + (mac[2] << 8) + mac[3];
344 fecp->paur = (mac[4] << 24) + (mac[5] << 16) + 0x8808;
345
346 /* Clear multicast address hash table */
347 fecp->gaur = 0;
348 fecp->galr = 0;
349}
350
351static int fec_init(struct eth_device *dev, bd_t * bd)
352{
353 struct fec_info_dma *info = dev->priv;
354 volatile fecdma_t *fecp = (fecdma_t *) (info->iobase);
355 int i;
Mike Frysingerd3f87142009-02-11 19:01:26 -0500356 uchar enetaddr[6];
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600357
358#ifdef ET_DEBUG
359 printf("fec_init: iobase 0x%08x ...\n", info->iobase);
360#endif
361
362 fecpin_setclear(dev, 1);
363
364 fec_halt(dev);
365
366#if defined(CONFIG_CMD_MII) || defined (CONFIG_MII) || \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200367 defined (CONFIG_SYS_DISCOVER_PHY)
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600368
369 mii_init();
370
371 set_fec_duplex_speed(fecp, bd, info->dup_spd);
372#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200373#ifndef CONFIG_SYS_DISCOVER_PHY
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600374 set_fec_duplex_speed(fecp, bd, (FECDUPLEX << 16) | FECSPEED);
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200375#endif /* ifndef CONFIG_SYS_DISCOVER_PHY */
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600376#endif /* CONFIG_CMD_MII || CONFIG_MII */
377
378 /* We use strictly polling mode only */
379 fecp->eimr = 0;
380
381 /* Clear any pending interrupt */
382 fecp->eir = 0xffffffff;
383
384 /* Set station address */
Mike Frysingerd3f87142009-02-11 19:01:26 -0500385 if ((u32) fecp == CONFIG_SYS_FEC0_IOBASE)
Simon Glass35affd72017-08-03 12:22:14 -0600386 eth_env_get_enetaddr("ethaddr", enetaddr);
Mike Frysingerd3f87142009-02-11 19:01:26 -0500387 else
Simon Glass35affd72017-08-03 12:22:14 -0600388 eth_env_get_enetaddr("eth1addr", enetaddr);
Mike Frysingerd3f87142009-02-11 19:01:26 -0500389 fec_set_hwaddr(fecp, enetaddr);
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600390
391 /* Set Opcode/Pause Duration Register */
392 fecp->opd = 0x00010020;
393
Heinrich Schuchardte4691562017-08-29 18:44:37 +0200394 /* Setup Buffers and Buffer Descriptors */
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600395 info->rxIdx = 0;
396 info->txIdx = 0;
397
398 /* Setup Receiver Buffer Descriptors (13.14.24.18)
399 * Settings: Empty, Wrap */
400 for (i = 0; i < PKTBUFSRX; i++) {
401 info->rxbd[i].cbd_sc = BD_ENET_RX_EMPTY;
402 info->rxbd[i].cbd_datlen = PKTSIZE_ALIGN;
Joe Hershberger1fd92db2015-04-08 01:41:06 -0500403 info->rxbd[i].cbd_bufaddr = (uint) net_rx_packets[i];
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600404 }
405 info->rxbd[PKTBUFSRX - 1].cbd_sc |= BD_ENET_RX_WRAP;
406
407 /* Setup Ethernet Transmitter Buffer Descriptors (13.14.24.19)
408 * Settings: Last, Tx CRC */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200409 for (i = 0; i < CONFIG_SYS_TX_ETH_BUFFER; i++) {
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600410 info->txbd[i].cbd_sc = 0;
411 info->txbd[i].cbd_datlen = 0;
412 info->txbd[i].cbd_bufaddr = (uint) (&info->txbuf[0]);
413 }
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200414 info->txbd[CONFIG_SYS_TX_ETH_BUFFER - 1].cbd_sc |= BD_ENET_TX_WRAP;
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600415
416 info->usedTbdIdx = 0;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200417 info->cleanTbdNum = CONFIG_SYS_TX_ETH_BUFFER;
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600418
419 /* Set Rx FIFO alarm and granularity value */
420 fecp->rfcr = 0x0c000000;
421 fecp->rfar = 0x0000030c;
422
423 /* Set Tx FIFO granularity value */
424 fecp->tfcr = FIFO_CTRL_FRAME | FIFO_CTRL_GR(6) | 0x00040000;
425 fecp->tfar = 0x00000080;
426
427 fecp->tfwr = 0x2;
428 fecp->ctcwr = 0x03000000;
429
430 /* Enable DMA receive task */
431 MCD_startDma(info->rxTask, /* Dma channel */
432 (s8 *) info->rxbd, /*Source Address */
433 0, /* Source increment */
434 (s8 *) (&fecp->rfdr), /* dest */
435 4, /* dest increment */
436 0, /* DMA size */
437 4, /* xfer size */
438 info->rxInit, /* initiator */
439 info->rxPri, /* priority */
440 (MCD_FECRX_DMA | MCD_TT_FLAGS_DEF), /* Flags */
441 (MCD_NO_CSUM | MCD_NO_BYTE_SWAP) /* Function description */
442 );
443
444 /* Enable DMA tx task with no ready buffer descriptors */
445 MCD_startDma(info->txTask, /* Dma channel */
446 (s8 *) info->txbd, /*Source Address */
447 0, /* Source increment */
448 (s8 *) (&fecp->tfdr), /* dest */
449 4, /* dest incr */
450 0, /* DMA size */
451 4, /* xfer size */
452 info->txInit, /* initiator */
453 info->txPri, /* priority */
454 (MCD_FECTX_DMA | MCD_TT_FLAGS_DEF), /* Flags */
455 (MCD_NO_CSUM | MCD_NO_BYTE_SWAP) /* Function description */
456 );
457
458 /* Now enable the transmit and receive processing */
459 fecp->ecr |= FEC_ECR_ETHER_EN;
460
461 return 1;
462}
463
464static void fec_halt(struct eth_device *dev)
465{
466 struct fec_info_dma *info = dev->priv;
467 volatile fecdma_t *fecp = (fecdma_t *) (info->iobase);
468 int counter = 0xffff;
469
470 /* issue graceful stop command to the FEC transmitter if necessary */
471 fecp->tcr |= FEC_TCR_GTS;
472
473 /* wait for graceful stop to register */
474 while ((counter--) && (!(fecp->eir & FEC_EIR_GRA))) ;
475
476 /* Disable DMA tasks */
477 MCD_killDma(info->txTask);
Masahiro Yamada51855e82017-06-13 15:17:28 +0900478 MCD_killDma(info->rxTask);
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600479
480 /* Disable the Ethernet Controller */
481 fecp->ecr &= ~FEC_ECR_ETHER_EN;
482
483 /* Clear FIFO status registers */
484 fecp->rfsr &= FIFO_ERRSTAT;
485 fecp->tfsr &= FIFO_ERRSTAT;
486
487 fecp->frst = 0x01000000;
488
489 /* Issue a reset command to the FEC chip */
490 fecp->ecr |= FEC_ECR_RESET;
491
492 /* wait at least 20 clock cycles */
493 udelay(10000);
494
495#ifdef ET_DEBUG
496 printf("Ethernet task stopped\n");
497#endif
498}
499
500int mcdmafec_initialize(bd_t * bis)
501{
502 struct eth_device *dev;
503 int i;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200504#ifdef CONFIG_SYS_DMA_USE_INTSRAM
505 u32 tmp = CONFIG_SYS_INTSRAM + 0x2000;
TsiChung Liewf32f7fe2008-04-30 12:11:19 -0500506#endif
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600507
Axel Lina62cd292013-07-03 11:24:18 +0800508 for (i = 0; i < ARRAY_SIZE(fec_info); i++) {
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600509
510 dev =
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200511 (struct eth_device *)memalign(CONFIG_SYS_CACHELINE_SIZE,
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600512 sizeof *dev);
513 if (dev == NULL)
514 hang();
515
516 memset(dev, 0, sizeof(*dev));
517
518 sprintf(dev->name, "FEC%d", fec_info[i].index);
519
520 dev->priv = &fec_info[i];
521 dev->init = fec_init;
522 dev->halt = fec_halt;
523 dev->send = fec_send;
524 dev->recv = fec_recv;
525
526 /* setup Receive and Transmit buffer descriptor */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200527#ifdef CONFIG_SYS_DMA_USE_INTSRAM
TsiChung Liew429be272008-08-21 23:55:11 +0000528 fec_info[i].rxbd = (cbd_t *)((u32)fec_info[i].rxbd + tmp);
529 tmp = (u32)fec_info[i].rxbd;
TsiChung Liewf32f7fe2008-04-30 12:11:19 -0500530 fec_info[i].txbd =
TsiChung Liew429be272008-08-21 23:55:11 +0000531 (cbd_t *)((u32)fec_info[i].txbd + tmp +
532 (PKTBUFSRX * sizeof(cbd_t)));
533 tmp = (u32)fec_info[i].txbd;
TsiChung Liewf32f7fe2008-04-30 12:11:19 -0500534 fec_info[i].txbuf =
TsiChung Liew429be272008-08-21 23:55:11 +0000535 (char *)((u32)fec_info[i].txbuf + tmp +
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200536 (CONFIG_SYS_TX_ETH_BUFFER * sizeof(cbd_t)));
TsiChung Liew429be272008-08-21 23:55:11 +0000537 tmp = (u32)fec_info[i].txbuf;
TsiChung Liewf32f7fe2008-04-30 12:11:19 -0500538#else
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600539 fec_info[i].rxbd =
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200540 (cbd_t *) memalign(CONFIG_SYS_CACHELINE_SIZE,
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600541 (PKTBUFSRX * sizeof(cbd_t)));
542 fec_info[i].txbd =
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200543 (cbd_t *) memalign(CONFIG_SYS_CACHELINE_SIZE,
544 (CONFIG_SYS_TX_ETH_BUFFER * sizeof(cbd_t)));
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600545 fec_info[i].txbuf =
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200546 (char *)memalign(CONFIG_SYS_CACHELINE_SIZE, DBUF_LENGTH);
TsiChung Liewf32f7fe2008-04-30 12:11:19 -0500547#endif
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600548
549#ifdef ET_DEBUG
550 printf("rxbd %x txbd %x\n",
551 (int)fec_info[i].rxbd, (int)fec_info[i].txbd);
552#endif
553
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200554 fec_info[i].phy_name = (char *)memalign(CONFIG_SYS_CACHELINE_SIZE, 32);
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600555
556 eth_register(dev);
557
558#if defined(CONFIG_MII) || defined(CONFIG_CMD_MII)
Joe Hershberger5a49f172016-08-08 11:28:38 -0500559 int retval;
560 struct mii_dev *mdiodev = mdio_alloc();
561 if (!mdiodev)
562 return -ENOMEM;
563 strncpy(mdiodev->name, dev->name, MDIO_NAME_LEN);
564 mdiodev->read = mcffec_miiphy_read;
565 mdiodev->write = mcffec_miiphy_write;
566
567 retval = mdio_register(mdiodev);
568 if (retval < 0)
569 return retval;
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600570#endif
571
572 if (i > 0)
573 fec_info[i - 1].next = &fec_info[i];
574 }
575 fec_info[i - 1].next = &fec_info[0];
576
577 /* default speed */
578 bis->bi_ethspeed = 10;
579
Ben Warrenb31da882008-08-26 22:12:36 -0700580 return 0;
TsiChungLiew777d1ab2008-01-15 14:00:25 -0600581}