blob: 1ce3c8c618f817461fb9e3cc8344d8cd9c51df5f [file] [log] [blame]
Wolfgang Denkba94a1b2006-05-30 15:56:48 +02001/*
2 * (C) Copyright 2006
3 * Stefan Roese, DENX Software Engineering, sr@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25
Jon Loeliger3fe00102007-07-09 18:38:39 -050026#if defined(CONFIG_CMD_NAND)
Wolfgang Denkba94a1b2006-05-30 15:56:48 +020027
28#include <nand.h>
29
30struct pdnb3_ndfc_regs {
31 uchar cmd;
32 uchar wait;
33 uchar addr;
34 uchar term;
35 uchar data;
36};
37
38static u8 hwctl;
39static struct pdnb3_ndfc_regs *pdnb3_ndfc;
40
41#define readb(addr) *(volatile u_char *)(addr)
42#define readl(addr) *(volatile u_long *)(addr)
43#define writeb(d,addr) *(volatile u_char *)(addr) = (d)
44
45/*
46 * The PDNB3 has a NAND Flash Controller (NDFC) that handles all accesses to
47 * the NAND devices. The NDFC has command, address and data registers that
48 * when accessed will set up the NAND flash pins appropriately. We'll use the
49 * hwcontrol function to save the configuration in a global variable.
50 * We can then use this information in the read and write functions to
51 * determine which NDFC register to access.
52 *
53 * There is one NAND devices on the board, a Hynix HY27US08561A (32 MByte).
54 */
William Juulcfa460a2007-10-31 13:53:06 +010055static void pdnb3_nand_hwcontrol(struct mtd_info *mtd, int cmd, unsigned int ctrl)
Wolfgang Denkba94a1b2006-05-30 15:56:48 +020056{
William Juul5e1dae52007-11-09 13:32:30 +010057 struct nand_chip *this = mtd->priv;
Wolfgang Denkba94a1b2006-05-30 15:56:48 +020058
William Juulcfa460a2007-10-31 13:53:06 +010059 if (ctrl & NAND_CTRL_CHANGE) {
60 if ( ctrl & NAND_CLE )
61 hwctl |= 0x1;
62 else
63 hwctl &= ~0x1;
64 if ( ctrl & NAND_ALE )
65 hwctl |= 0x2;
66 else
67 hwctl &= ~0x2;
68 if ( (ctrl & NAND_NCE) != NAND_NCE)
69 writeb(0x00, &(pdnb3_ndfc->term));
Wolfgang Denkba94a1b2006-05-30 15:56:48 +020070 }
William Juulcfa460a2007-10-31 13:53:06 +010071 if (cmd != NAND_CMD_NONE)
72 writeb(cmd, this->IO_ADDR_W);
Wolfgang Denkba94a1b2006-05-30 15:56:48 +020073}
74
Wolfgang Denkba94a1b2006-05-30 15:56:48 +020075
76static u_char pdnb3_nand_read_byte(struct mtd_info *mtd)
77{
78 return readb(&(pdnb3_ndfc->data));
79}
80
81static void pdnb3_nand_write_buf(struct mtd_info *mtd, const u_char *buf, int len)
82{
83 int i;
84
85 for (i = 0; i < len; i++) {
86 if (hwctl & 0x1)
87 writeb(buf[i], &(pdnb3_ndfc->cmd));
88 else if (hwctl & 0x2)
89 writeb(buf[i], &(pdnb3_ndfc->addr));
90 else
91 writeb(buf[i], &(pdnb3_ndfc->data));
92 }
93}
94
95static void pdnb3_nand_read_buf(struct mtd_info *mtd, u_char *buf, int len)
96{
97 int i;
98
99 if (len % 4) {
100 for (i = 0; i < len; i++)
101 buf[i] = readb(&(pdnb3_ndfc->data));
102 } else {
103 ulong *ptr = (ulong *)buf;
104 int count = len >> 2;
105
106 for (i = 0; i < count; i++)
107 *ptr++ = readl(&(pdnb3_ndfc->data));
108 }
109}
110
111static int pdnb3_nand_verify_buf(struct mtd_info *mtd, const u_char *buf, int len)
112{
113 int i;
114
115 for (i = 0; i < len; i++)
116 if (buf[i] != readb(&(pdnb3_ndfc->data)))
117 return i;
118
119 return 0;
120}
121
122static int pdnb3_nand_dev_ready(struct mtd_info *mtd)
123{
124 volatile u_char val;
125
126 /*
127 * Blocking read to wait for NAND to be ready
128 */
129 val = readb(&(pdnb3_ndfc->wait));
130
131 /*
132 * Return always true
133 */
134 return 1;
135}
136
Heiko Schocherfa230442006-12-21 17:17:02 +0100137int board_nand_init(struct nand_chip *nand)
Wolfgang Denkba94a1b2006-05-30 15:56:48 +0200138{
139 pdnb3_ndfc = (struct pdnb3_ndfc_regs *)CFG_NAND_BASE;
140
William Juulcfa460a2007-10-31 13:53:06 +0100141 nand->ecc.mode = NAND_ECC_SOFT;
Wolfgang Denkba94a1b2006-05-30 15:56:48 +0200142
143 /* Set address of NAND IO lines (Using Linear Data Access Region) */
144 nand->IO_ADDR_R = (void __iomem *) ((ulong) pdnb3_ndfc + 0x4);
145 nand->IO_ADDR_W = (void __iomem *) ((ulong) pdnb3_ndfc + 0x4);
146 /* Reference hardware control function */
William Juulcfa460a2007-10-31 13:53:06 +0100147 nand->cmd_ctrl = pdnb3_nand_hwcontrol;
Wolfgang Denkba94a1b2006-05-30 15:56:48 +0200148 nand->read_byte = pdnb3_nand_read_byte;
149 nand->write_buf = pdnb3_nand_write_buf;
150 nand->read_buf = pdnb3_nand_read_buf;
151 nand->verify_buf = pdnb3_nand_verify_buf;
152 nand->dev_ready = pdnb3_nand_dev_ready;
Heiko Schocherfa230442006-12-21 17:17:02 +0100153 return 0;
Wolfgang Denkba94a1b2006-05-30 15:56:48 +0200154}
155#endif