blob: fc2385cf31a527a7225abe142928edbc6aa4939e [file] [log] [blame]
Rob Herring37fc0ed2011-10-24 08:50:20 +00001/*
2 * Copyright 2010-2011 Calxeda, Inc.
3 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Rob Herring37fc0ed2011-10-24 08:50:20 +00005 */
6
7#include <common.h>
8#include <ahci.h>
Rob Herringbd0d90e2012-02-21 12:52:26 +00009#include <netdev.h>
Rob Herring37fc0ed2011-10-24 08:50:20 +000010#include <scsi.h>
11
Alexey Brodkin1ace4022014-02-26 17:47:58 +040012#include <linux/sizes.h>
Rob Herring877012d2012-02-01 16:57:54 +000013#include <asm/io.h>
Rob Herring37fc0ed2011-10-24 08:50:20 +000014
Rob Herring76c39992013-06-12 22:24:52 -050015#define HB_AHCI_BASE 0xffe08000
16
Rob Herring0c34e692012-02-01 16:57:55 +000017#define HB_SREG_A9_PWR_REQ 0xfff3cf00
Rob Herring4a3ea212012-02-01 16:57:57 +000018#define HB_SREG_A9_BOOT_SRC_STAT 0xfff3cf04
Rob Herring76c39992013-06-12 22:24:52 -050019#define HB_SREG_A9_PWRDOM_STAT 0xfff3cf20
20
Rob Herring0c34e692012-02-01 16:57:55 +000021#define HB_PWR_SUSPEND 0
22#define HB_PWR_SOFT_RESET 1
23#define HB_PWR_HARD_RESET 2
24#define HB_PWR_SHUTDOWN 3
25
Rob Herring76c39992013-06-12 22:24:52 -050026#define PWRDOM_STAT_SATA 0x80000000
27#define PWRDOM_STAT_PCI 0x40000000
28#define PWRDOM_STAT_EMMC 0x20000000
29
Rob Herring37fc0ed2011-10-24 08:50:20 +000030DECLARE_GLOBAL_DATA_PTR;
31
32/*
33 * Miscellaneous platform dependent initialisations
34 */
35int board_init(void)
36{
37 icache_enable();
38
39 return 0;
40}
41
Rob Herring9a420982011-12-15 11:15:50 +000042/* We know all the init functions have been run now */
43int board_eth_init(bd_t *bis)
44{
45 int rc = 0;
46
47#ifdef CONFIG_CALXEDA_XGMAC
48 rc += calxedaxgmac_initialize(0, 0xfff50000);
49 rc += calxedaxgmac_initialize(1, 0xfff51000);
50#endif
51 return rc;
52}
53
Ian Campbellb9463222014-03-07 01:20:57 +000054#ifdef CONFIG_SCSI_AHCI_PLAT
55void scsi_init(void)
Rob Herring37fc0ed2011-10-24 08:50:20 +000056{
Rob Herring76c39992013-06-12 22:24:52 -050057 u32 reg = readl(HB_SREG_A9_PWRDOM_STAT);
Rob Herring4a3ea212012-02-01 16:57:57 +000058
Rob Herring76c39992013-06-12 22:24:52 -050059 if (reg & PWRDOM_STAT_SATA) {
60 ahci_init(HB_AHCI_BASE);
61 scsi_scan(1);
62 }
Ian Campbellb9463222014-03-07 01:20:57 +000063}
64#endif
65
66#ifdef CONFIG_MISC_INIT_R
67int misc_init_r(void)
68{
69 char envbuffer[16];
70 u32 boot_choice;
Rob Herring4a3ea212012-02-01 16:57:57 +000071
72 boot_choice = readl(HB_SREG_A9_BOOT_SRC_STAT) & 0xff;
73 sprintf(envbuffer, "bootcmd%d", boot_choice);
74 if (getenv(envbuffer)) {
75 sprintf(envbuffer, "run bootcmd%d", boot_choice);
76 setenv("bootcmd", envbuffer);
77 } else
78 setenv("bootcmd", "");
79
Rob Herring37fc0ed2011-10-24 08:50:20 +000080 return 0;
81}
Rob Herring95395022013-06-12 22:24:53 -050082#endif
Rob Herring37fc0ed2011-10-24 08:50:20 +000083
84int dram_init(void)
85{
86 gd->ram_size = SZ_512M;
87 return 0;
88}
89
90void dram_init_banksize(void)
91{
92 gd->bd->bi_dram[0].start = CONFIG_SYS_SDRAM_BASE;
93 gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
94}
95
Rob Herring76c39992013-06-12 22:24:52 -050096#if defined(CONFIG_OF_BOARD_SETUP)
Simon Glasse895a4b2014-10-23 18:58:47 -060097int ft_board_setup(void *fdt, bd_t *bd)
Rob Herring76c39992013-06-12 22:24:52 -050098{
99 static const char disabled[] = "disabled";
100 u32 reg = readl(HB_SREG_A9_PWRDOM_STAT);
101
102 if (!(reg & PWRDOM_STAT_SATA))
103 do_fixup_by_compat(fdt, "calxeda,hb-ahci", "status",
104 disabled, sizeof(disabled), 1);
105
106 if (!(reg & PWRDOM_STAT_EMMC))
107 do_fixup_by_compat(fdt, "calxeda,hb-sdhci", "status",
108 disabled, sizeof(disabled), 1);
Simon Glasse895a4b2014-10-23 18:58:47 -0600109
110 return 0;
Rob Herring76c39992013-06-12 22:24:52 -0500111}
112#endif
113
Rob Herring37fc0ed2011-10-24 08:50:20 +0000114void reset_cpu(ulong addr)
115{
Rob Herring0c34e692012-02-01 16:57:55 +0000116 writel(HB_PWR_HARD_RESET, HB_SREG_A9_PWR_REQ);
Rob Herring5bedf882012-12-02 17:06:22 +0000117
118 wfi();
Rob Herring37fc0ed2011-10-24 08:50:20 +0000119}