Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 2cc393f32fd9ffcf47f4877e8d1345a7981a0d02 / . / configs / chromebook_speedy_defconfig
blob: 65e07964cd801e5265d955e0d979e1bd7dbe1fe9 [file] [log] [blame]
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]1CONFIG_ARM=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]2# CONFIG_SPL_USE_ARCH_MEMCPY is not set
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]3CONFIG_ARCH_ROCKCHIP=y
4CONFIG_SYS_TEXT_BASE=0x00100000
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]5CONFIG_ROCKCHIP_RK3288=y
6# CONFIG_SPL_MMC_SUPPORT is not set
7CONFIG_TARGET_CHROMEBOOK_SPEEDY=y
Tom Rinid168bcb2019-04-29 15:54:04 -0400[diff] [blame]8CONFIG_SPL_STACK_R_ADDR=0x80000
Tom Rini59e5d1e2019-11-11 20:04:24 -0500[diff] [blame]9CONFIG_NR_DRAM_BANKS=1
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]10CONFIG_DEBUG_UART_BASE=0xff690000
11CONFIG_DEBUG_UART_CLOCK=24000000
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]12CONFIG_SPL_SPI_FLASH_SUPPORT=y
13CONFIG_SPL_SPI_SUPPORT=y
14CONFIG_DEBUG_UART=y
Tom Rini665c35a2019-09-23 11:47:37 -0400[diff] [blame]15CONFIG_SPL_TEXT_BASE=0xff704000
Simon Glass37304aa2019-07-20 20:51:14 -0600[diff] [blame]16CONFIG_USE_PREBOOT=y
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]17CONFIG_SILENT_CONSOLE=y
18CONFIG_DEFAULT_FDT_FILE="rk3288-veyron-speedy.dtb"
19# CONFIG_DISPLAY_CPUINFO is not set
20CONFIG_DISPLAY_BOARDINFO_LATE=y
21CONFIG_BOARD_EARLY_INIT_F=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]22# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]23CONFIG_SPL_STACK_R=y
24CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]25# CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR is not set
26# CONFIG_SPL_CRC32_SUPPORT is not set
27CONFIG_SPL_PAYLOAD="u-boot.img"
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]28CONFIG_SPL_SPI_LOAD=y
Hannes Schmelzer1ee774d2019-08-22 15:41:46 +0200[diff] [blame]29CONFIG_SYS_SPI_U_BOOT_OFFS=0x20000
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]30CONFIG_CMD_GPIO=y
31CONFIG_CMD_GPT=y
32CONFIG_CMD_I2C=y
33CONFIG_CMD_MMC=y
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]34CONFIG_CMD_SF_TEST=y
35CONFIG_CMD_SPI=y
36CONFIG_CMD_USB=y
37# CONFIG_CMD_SETEXPR is not set
38CONFIG_CMD_CACHE=y
39CONFIG_CMD_TIME=y
40CONFIG_CMD_PMIC=y
41CONFIG_CMD_REGULATOR=y
42# CONFIG_SPL_DOS_PARTITION is not set
43# CONFIG_SPL_EFI_PARTITION is not set
44CONFIG_SPL_PARTITION_UUIDS=y
45CONFIG_SPL_OF_CONTROL=y
46CONFIG_DEFAULT_DEVICE_TREE="rk3288-veyron-speedy"
47CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
48CONFIG_SPL_OF_PLATDATA=y
Tom Rini8d8ee472019-11-12 22:46:36 -0500[diff] [blame]49CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]50CONFIG_REGMAP=y
51CONFIG_SPL_REGMAP=y
52CONFIG_SYSCON=y
53CONFIG_SPL_SYSCON=y
54# CONFIG_SPL_SIMPLE_BUS is not set
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]55# CONFIG_SPL_BLK is not set
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]56CONFIG_CLK=y
57CONFIG_SPL_CLK=y
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]58CONFIG_ROCKCHIP_GPIO=y
59CONFIG_I2C_CROS_EC_TUNNEL=y
60CONFIG_SYS_I2C_ROCKCHIP=y
61CONFIG_I2C_MUX=y
62CONFIG_DM_KEYBOARD=y
63CONFIG_CROS_EC_KEYB=y
64CONFIG_CROS_EC=y
65CONFIG_CROS_EC_SPI=y
66CONFIG_PWRSEQ=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]67# CONFIG_SPL_DM_MMC is not set
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]68CONFIG_MMC_DW=y
69CONFIG_MMC_DW_ROCKCHIP=y
Miquel Raynal888f1842019-10-03 19:50:05 +0200[diff] [blame]70CONFIG_MTD=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]71CONFIG_SF_DEFAULT_BUS=2
Patrick Delaunay14453fb2019-02-27 15:20:36 +0100[diff] [blame]72CONFIG_SF_DEFAULT_SPEED=20000000
Urja Rannikko64df5122019-05-13 13:51:03 +0000[diff] [blame]73CONFIG_SPI_FLASH_GIGADEVICE=y
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]74CONFIG_PINCTRL=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]75CONFIG_PINCONF=y
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]76CONFIG_SPL_PINCTRL=y
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]77CONFIG_DM_PMIC=y
78# CONFIG_SPL_PMIC_CHILDREN is not set
79CONFIG_PMIC_RK8XX=y
80CONFIG_DM_REGULATOR_FIXED=y
81CONFIG_REGULATOR_RK8XX=y
82CONFIG_PWM_ROCKCHIP=y
83CONFIG_RAM=y
84CONFIG_SPL_RAM=y
85CONFIG_DEBUG_UART_SHIFT=2
86CONFIG_ROCKCHIP_SERIAL=y
87CONFIG_ROCKCHIP_SPI=y
88CONFIG_SYSRESET=y
89CONFIG_USB=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]90# CONFIG_SPL_DM_USB is not set
91CONFIG_USB_DWC2=y
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]92CONFIG_ROCKCHIP_USB2_PHY=y
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]93CONFIG_DM_VIDEO=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]94# CONFIG_VIDEO_BPP8 is not set
Anatolij Gustschin2cc393f2019-12-04 15:48:54 +0100[diff] [blame^]95CONFIG_VIDEO_BPP16=y
96CONFIG_VIDEO_BPP32=y
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]97CONFIG_CONSOLE_TRUETYPE=y
98CONFIG_DISPLAY=y
99CONFIG_VIDEO_ROCKCHIP=y
100CONFIG_DISPLAY_ROCKCHIP_EDP=y
101CONFIG_DISPLAY_ROCKCHIP_HDMI=y
102# CONFIG_USE_PRIVATE_LIBGCC is not set
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]103CONFIG_SPL_TINY_MEMSET=y
Marty E. Plummer8e2e6012019-01-05 20:12:08 -0600[diff] [blame]104CONFIG_CMD_DHRYSTONE=y
105CONFIG_ERRNO_STR=y