blob: e8f7a59c4019e912b40318a70ca02142900cc0bf [file] [log] [blame]
Stefan Roeseb02f76a2018-08-16 15:27:30 +02001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright (C) 2018 Stefan Roese <sr@denx.de>
4 */
5
6#ifndef __CONFIG_LINKIT_SMART_7688_H
7#define __CONFIG_LINKIT_SMART_7688_H
8
Stefan Roeseb02f76a2018-08-16 15:27:30 +02009/* RAM */
Tom Riniaa6e94d2022-11-16 13:10:37 -050010#define CFG_SYS_SDRAM_BASE 0x80000000
Stefan Roeseb02f76a2018-08-16 15:27:30 +020011
Tom Rini65cc0e22022-11-16 13:10:41 -050012#define CFG_SYS_INIT_SP_OFFSET 0x400000
Stefan Roeseb02f76a2018-08-16 15:27:30 +020013
Weijie Gao757cbbe2020-04-21 09:28:48 +020014/* Dummy value */
Tom Rini65cc0e22022-11-16 13:10:41 -050015#define CFG_SYS_UBOOT_BASE 0
Weijie Gao757cbbe2020-04-21 09:28:48 +020016
17/* Serial SPL */
Simon Glass2a736062021-08-08 12:20:12 -060018#if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_SERIAL)
Tom Rini91092132022-11-16 13:10:28 -050019#define CFG_SYS_NS16550_CLK 40000000
20#define CFG_SYS_NS16550_COM3 0xb0000e00
Weijie Gao757cbbe2020-04-21 09:28:48 +020021
22#endif
23
Stefan Roeseb02f76a2018-08-16 15:27:30 +020024/* UART */
Tom Rini65cc0e22022-11-16 13:10:41 -050025#define CFG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, \
Weijie Gao443a2062019-09-25 17:45:42 +080026 230400, 460800, 921600 }
Stefan Roeseb02f76a2018-08-16 15:27:30 +020027
28/* RAM */
Stefan Roeseb02f76a2018-08-16 15:27:30 +020029
Stefan Roeseb02f76a2018-08-16 15:27:30 +020030/* Environment settings */
Stefan Roeseb02f76a2018-08-16 15:27:30 +020031
Stefan Roeseb02f76a2018-08-16 15:27:30 +020032#endif /* __CONFIG_LINKIT_SMART_7688_H */