blob: d2951f6d33bf396d7a2850267fbb65e0ad73ebad [file] [log] [blame]
wdenk42d1f032003-10-15 23:53:47 +00001/*
2 * tsec.h
3 *
4 * Driver for the Motorola Triple Speed Ethernet Controller
5 *
6 * This software may be used and distributed according to the
7 * terms of the GNU Public License, Version 2, incorporated
8 * herein by reference.
9 *
Andy Fleming81f481c2007-04-23 02:24:28 -050010 * Copyright 2004, 2007 Freescale Semiconductor, Inc.
wdenk42d1f032003-10-15 23:53:47 +000011 * (C) Copyright 2003, Motorola, Inc.
12 * maintained by Xianghua Xiao (x.xiao@motorola.com)
13 * author Andy Fleming
14 *
15 */
16
17#ifndef __TSEC_H
18#define __TSEC_H
19
20#include <net.h>
Eran Libertyf046ccd2005-07-28 10:08:46 -050021#include <config.h>
wdenk42d1f032003-10-15 23:53:47 +000022
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020023#ifndef CONFIG_SYS_TSEC1_OFFSET
24 #define CONFIG_SYS_TSEC1_OFFSET (0x24000)
Eran Libertyf046ccd2005-07-28 10:08:46 -050025#endif
26
wdenk97d80fc2004-06-09 00:34:46 +000027#define TSEC_SIZE 0x01000
wdenk42d1f032003-10-15 23:53:47 +000028
Eran Libertyf046ccd2005-07-28 10:08:46 -050029/* FIXME: Should these be pushed back to 83xx and 85xx config files? */
Andy Fleming75b9d4a2008-08-31 16:33:26 -050030#if defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx) \
31 || defined(CONFIG_MPC83XX)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020032 #define TSEC_BASE_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_TSEC1_OFFSET)
Eran Libertyf046ccd2005-07-28 10:08:46 -050033#endif
34
Andy Fleming75b9d4a2008-08-31 16:33:26 -050035#define STD_TSEC_INFO(num) \
36{ \
37 .regs = (tsec_t *)(TSEC_BASE_ADDR + ((num - 1) * TSEC_SIZE)), \
38 .miiregs = (tsec_t *)TSEC_BASE_ADDR, \
39 .devname = CONFIG_TSEC##num##_NAME, \
40 .phyaddr = TSEC##num##_PHY_ADDR, \
41 .flags = TSEC##num##_FLAGS \
42}
43
44#define SET_STD_TSEC_INFO(x, num) \
45{ \
46 x.regs = (tsec_t *)(TSEC_BASE_ADDR + ((num - 1) * TSEC_SIZE)); \
47 x.miiregs = (tsec_t *)TSEC_BASE_ADDR; \
48 x.devname = CONFIG_TSEC##num##_NAME; \
49 x.phyaddr = TSEC##num##_PHY_ADDR; \
50 x.flags = TSEC##num##_FLAGS;\
51}
52
wdenk42d1f032003-10-15 23:53:47 +000053#define MAC_ADDR_LEN 6
54
Wolfgang Denk53677ef2008-05-20 16:00:29 +020055/* #define TSEC_TIMEOUT 1000000 */
wdenk97d80fc2004-06-09 00:34:46 +000056#define TSEC_TIMEOUT 1000
Wolfgang Denk53677ef2008-05-20 16:00:29 +020057#define TOUT_LOOP 1000000
wdenk42d1f032003-10-15 23:53:47 +000058
Stefan Roese5810dc32005-09-21 18:20:22 +020059#define PHY_AUTONEGOTIATE_TIMEOUT 5000 /* in ms */
60
Andy Fleming2abe3612008-08-31 16:33:27 -050061/* TBI register addresses */
62#define TBI_CR 0x00
63#define TBI_SR 0x01
64#define TBI_ANA 0x04
65#define TBI_ANLPBPA 0x05
66#define TBI_ANEX 0x06
67#define TBI_TBICON 0x11
68
69/* TBI MDIO register bit fields*/
70#define TBICON_CLK_SELECT 0x0020
71#define TBIANA_ASYMMETRIC_PAUSE 0x0100
72#define TBIANA_SYMMETRIC_PAUSE 0x0080
73#define TBIANA_HALF_DUPLEX 0x0040
74#define TBIANA_FULL_DUPLEX 0x0020
75#define TBICR_PHY_RESET 0x8000
76#define TBICR_ANEG_ENABLE 0x1000
77#define TBICR_RESTART_ANEG 0x0200
78#define TBICR_FULL_DUPLEX 0x0100
79#define TBICR_SPEED1_SET 0x0040
80
81
wdenk42d1f032003-10-15 23:53:47 +000082/* MAC register bits */
83#define MACCFG1_SOFT_RESET 0x80000000
84#define MACCFG1_RESET_RX_MC 0x00080000
85#define MACCFG1_RESET_TX_MC 0x00040000
86#define MACCFG1_RESET_RX_FUN 0x00020000
87#define MACCFG1_RESET_TX_FUN 0x00010000
88#define MACCFG1_LOOPBACK 0x00000100
89#define MACCFG1_RX_FLOW 0x00000020
90#define MACCFG1_TX_FLOW 0x00000010
91#define MACCFG1_SYNCD_RX_EN 0x00000008
92#define MACCFG1_RX_EN 0x00000004
93#define MACCFG1_SYNCD_TX_EN 0x00000002
94#define MACCFG1_TX_EN 0x00000001
95
96#define MACCFG2_INIT_SETTINGS 0x00007205
97#define MACCFG2_FULL_DUPLEX 0x00000001
Wolfgang Denk53677ef2008-05-20 16:00:29 +020098#define MACCFG2_IF 0x00000300
wdenk97d80fc2004-06-09 00:34:46 +000099#define MACCFG2_GMII 0x00000200
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200100#define MACCFG2_MII 0x00000100
wdenk42d1f032003-10-15 23:53:47 +0000101
102#define ECNTRL_INIT_SETTINGS 0x00001000
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200103#define ECNTRL_TBI_MODE 0x00000020
Jon Loeligerd9b94f22005-07-25 14:05:07 -0500104#define ECNTRL_R100 0x00000008
Andy Fleming81f481c2007-04-23 02:24:28 -0500105#define ECNTRL_SGMII_MODE 0x00000002
wdenk42d1f032003-10-15 23:53:47 +0000106
wdenk97d80fc2004-06-09 00:34:46 +0000107#define miim_end -2
108#define miim_read -1
109
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200110#ifndef CONFIG_SYS_TBIPA_VALUE
111 #define CONFIG_SYS_TBIPA_VALUE 0x1f
Joe Hammandcb84b72007-08-09 09:08:18 -0500112#endif
wdenk42d1f032003-10-15 23:53:47 +0000113#define MIIMCFG_INIT_VALUE 0x00000003
114#define MIIMCFG_RESET 0x80000000
115
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200116#define MIIMIND_BUSY 0x00000001
117#define MIIMIND_NOTVALID 0x00000004
wdenk42d1f032003-10-15 23:53:47 +0000118
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200119#define MIIM_CONTROL 0x00
wdenk97d80fc2004-06-09 00:34:46 +0000120#define MIIM_CONTROL_RESET 0x00009140
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200121#define MIIM_CONTROL_INIT 0x00001140
122#define MIIM_CONTROL_RESTART 0x00001340
123#define MIIM_ANEN 0x00001000
wdenk97d80fc2004-06-09 00:34:46 +0000124
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200125#define MIIM_CR 0x00
wdenk97d80fc2004-06-09 00:34:46 +0000126#define MIIM_CR_RST 0x00008000
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200127#define MIIM_CR_INIT 0x00001000
wdenk42d1f032003-10-15 23:53:47 +0000128
wdenk7abf0c52004-04-18 21:45:42 +0000129#define MIIM_STATUS 0x1
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200130#define MIIM_STATUS_AN_DONE 0x00000020
wdenk97d80fc2004-06-09 00:34:46 +0000131#define MIIM_STATUS_LINK 0x0004
Stefan Roese5810dc32005-09-21 18:20:22 +0200132#define PHY_BMSR_AUTN_ABLE 0x0008
133#define PHY_BMSR_AUTN_COMP 0x0020
wdenk7abf0c52004-04-18 21:45:42 +0000134
wdenk97d80fc2004-06-09 00:34:46 +0000135#define MIIM_PHYIR1 0x2
136#define MIIM_PHYIR2 0x3
wdenk42d1f032003-10-15 23:53:47 +0000137
wdenk97d80fc2004-06-09 00:34:46 +0000138#define MIIM_ANAR 0x4
139#define MIIM_ANAR_INIT 0x1e1
wdenk42d1f032003-10-15 23:53:47 +0000140
141#define MIIM_TBI_ANLPBPA 0x5
142#define MIIM_TBI_ANLPBPA_HALF 0x00000040
143#define MIIM_TBI_ANLPBPA_FULL 0x00000020
144
wdenk97d80fc2004-06-09 00:34:46 +0000145#define MIIM_TBI_ANEX 0x6
146#define MIIM_TBI_ANEX_NP 0x00000004
147#define MIIM_TBI_ANEX_PRX 0x00000002
wdenk42d1f032003-10-15 23:53:47 +0000148
wdenk97d80fc2004-06-09 00:34:46 +0000149#define MIIM_GBIT_CONTROL 0x9
150#define MIIM_GBIT_CONTROL_INIT 0xe00
wdenk42d1f032003-10-15 23:53:47 +0000151
Andre Schwarz9acde122008-04-29 19:18:32 +0200152#define MIIM_EXT_PAGE_ACCESS 0x1f
153
Paul Gortmaker91e25762007-01-16 11:38:14 -0500154/* Broadcom BCM54xx -- taken from linux sungem_phy */
155#define MIIM_BCM54xx_AUXSTATUS 0x19
156#define MIIM_BCM54xx_AUXSTATUS_LINKMODE_MASK 0x0700
157#define MIIM_BCM54xx_AUXSTATUS_LINKMODE_SHIFT 8
158
wdenk97d80fc2004-06-09 00:34:46 +0000159/* Cicada Auxiliary Control/Status Register */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200160#define MIIM_CIS8201_AUX_CONSTAT 0x1c
161#define MIIM_CIS8201_AUXCONSTAT_INIT 0x0004
162#define MIIM_CIS8201_AUXCONSTAT_DUPLEX 0x0020
163#define MIIM_CIS8201_AUXCONSTAT_SPEED 0x0018
164#define MIIM_CIS8201_AUXCONSTAT_GBIT 0x0010
165#define MIIM_CIS8201_AUXCONSTAT_100 0x0008
wdenk42d1f032003-10-15 23:53:47 +0000166
wdenk97d80fc2004-06-09 00:34:46 +0000167/* Cicada Extended Control Register 1 */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200168#define MIIM_CIS8201_EXT_CON1 0x17
169#define MIIM_CIS8201_EXTCON1_INIT 0x0000
wdenk97d80fc2004-06-09 00:34:46 +0000170
171/* Cicada 8204 Extended PHY Control Register 1 */
172#define MIIM_CIS8204_EPHY_CON 0x17
173#define MIIM_CIS8204_EPHYCON_INIT 0x0006
Wolfgang Denk03469832006-03-12 18:09:47 +0100174#define MIIM_CIS8204_EPHYCON_RGMII 0x1100
wdenk97d80fc2004-06-09 00:34:46 +0000175
176/* Cicada 8204 Serial LED Control Register */
177#define MIIM_CIS8204_SLED_CON 0x1b
178#define MIIM_CIS8204_SLEDCON_INIT 0x1115
wdenk42d1f032003-10-15 23:53:47 +0000179
180#define MIIM_GBIT_CON 0x09
wdenk7abf0c52004-04-18 21:45:42 +0000181#define MIIM_GBIT_CON_ADVERT 0x0e00
wdenk42d1f032003-10-15 23:53:47 +0000182
Jon Loeligerdebb7352006-04-26 17:58:56 -0500183/* Entry for Vitesse VSC8244 regs starts here */
184/* Vitesse VSC8244 Auxiliary Control/Status Register */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200185#define MIIM_VSC8244_AUX_CONSTAT 0x1c
186#define MIIM_VSC8244_AUXCONSTAT_INIT 0x0000
187#define MIIM_VSC8244_AUXCONSTAT_DUPLEX 0x0020
188#define MIIM_VSC8244_AUXCONSTAT_SPEED 0x0018
189#define MIIM_VSC8244_AUXCONSTAT_GBIT 0x0010
190#define MIIM_VSC8244_AUXCONSTAT_100 0x0008
191#define MIIM_CONTROL_INIT_LOOPBACK 0x4000
Jon Loeligerdebb7352006-04-26 17:58:56 -0500192
193/* Vitesse VSC8244 Extended PHY Control Register 1 */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200194#define MIIM_VSC8244_EPHY_CON 0x17
195#define MIIM_VSC8244_EPHYCON_INIT 0x0006
Jon Loeligerdebb7352006-04-26 17:58:56 -0500196
197/* Vitesse VSC8244 Serial LED Control Register */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200198#define MIIM_VSC8244_LED_CON 0x1b
199#define MIIM_VSC8244_LEDCON_INIT 0xF011
Jon Loeligerdebb7352006-04-26 17:58:56 -0500200
Tor Krill2d934ea2008-03-28 15:29:45 +0100201/* Entry for Vitesse VSC8601 regs starts here (Not complete) */
202/* Vitesse VSC8601 Extended PHY Control Register 1 */
Andre Schwarz9acde122008-04-29 19:18:32 +0200203#define MIIM_VSC8601_EPHY_CON 0x17
Tor Krill2d934ea2008-03-28 15:29:45 +0100204#define MIIM_VSC8601_EPHY_CON_INIT_SKEW 0x1120
Andre Schwarz9acde122008-04-29 19:18:32 +0200205#define MIIM_VSC8601_SKEW_CTRL 0x1c
Tor Krill2d934ea2008-03-28 15:29:45 +0100206
wdenk97d80fc2004-06-09 00:34:46 +0000207/* 88E1011 PHY Status Register */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200208#define MIIM_88E1011_PHY_STATUS 0x11
209#define MIIM_88E1011_PHYSTAT_SPEED 0xc000
210#define MIIM_88E1011_PHYSTAT_GBIT 0x8000
211#define MIIM_88E1011_PHYSTAT_100 0x4000
212#define MIIM_88E1011_PHYSTAT_DUPLEX 0x2000
wdenk97d80fc2004-06-09 00:34:46 +0000213#define MIIM_88E1011_PHYSTAT_SPDDONE 0x0800
214#define MIIM_88E1011_PHYSTAT_LINK 0x0400
215
Andy Fleming09f3e092006-09-13 10:34:18 -0500216#define MIIM_88E1011_PHY_SCR 0x10
217#define MIIM_88E1011_PHY_MDI_X_AUTO 0x0060
218
219/* 88E1111 PHY LED Control Register */
Andre Schwarz9acde122008-04-29 19:18:32 +0200220#define MIIM_88E1111_PHY_LED_CONTROL 24
221#define MIIM_88E1111_PHY_LED_DIRECT 0x4100
222#define MIIM_88E1111_PHY_LED_COMBINE 0x411C
Andy Fleming09f3e092006-09-13 10:34:18 -0500223
Sergei Poselenovd23dc392008-06-06 15:52:44 +0200224/* 88E1121 PHY LED Control Register */
225#define MIIM_88E1121_PHY_LED_CTRL 16
226#define MIIM_88E1121_PHY_LED_PAGE 3
227#define MIIM_88E1121_PHY_LED_DEF 0x0030
228
229#define MIIM_88E1121_PHY_PAGE 22
230
Andy Fleming09f3e092006-09-13 10:34:18 -0500231/* 88E1145 Extended PHY Specific Control Register */
232#define MIIM_88E1145_PHY_EXT_CR 20
233#define MIIM_M88E1145_RGMII_RX_DELAY 0x0080
234#define MIIM_M88E1145_RGMII_TX_DELAY 0x0002
235
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200236#define MIIM_88E1145_PHY_PAGE 29
Andy Fleming09f3e092006-09-13 10:34:18 -0500237#define MIIM_88E1145_PHY_CAL_OV 30
238
Dave Liu18ee3202008-01-11 18:45:28 +0800239/* RTL8211B PHY Status Register */
240#define MIIM_RTL8211B_PHY_STATUS 0x11
241#define MIIM_RTL8211B_PHYSTAT_SPEED 0xc000
242#define MIIM_RTL8211B_PHYSTAT_GBIT 0x8000
243#define MIIM_RTL8211B_PHYSTAT_100 0x4000
244#define MIIM_RTL8211B_PHYSTAT_DUPLEX 0x2000
245#define MIIM_RTL8211B_PHYSTAT_SPDDONE 0x0800
246#define MIIM_RTL8211B_PHYSTAT_LINK 0x0400
Andy Fleming09f3e092006-09-13 10:34:18 -0500247
wdenk97d80fc2004-06-09 00:34:46 +0000248/* DM9161 Control register values */
249#define MIIM_DM9161_CR_STOP 0x0400
250#define MIIM_DM9161_CR_RSTAN 0x1200
251
252#define MIIM_DM9161_SCR 0x10
253#define MIIM_DM9161_SCR_INIT 0x0610
254
255/* DM9161 Specified Configuration and Status Register */
256#define MIIM_DM9161_SCSR 0x11
257#define MIIM_DM9161_SCSR_100F 0x8000
258#define MIIM_DM9161_SCSR_100H 0x4000
259#define MIIM_DM9161_SCSR_10F 0x2000
260#define MIIM_DM9161_SCSR_10H 0x1000
261
262/* DM9161 10BT Configuration/Status */
263#define MIIM_DM9161_10BTCSR 0x12
264#define MIIM_DM9161_10BTCSR_INIT 0x7800
wdenk42d1f032003-10-15 23:53:47 +0000265
wdenk3dd7f0f2005-04-04 23:43:44 +0000266/* LXT971 Status 2 registers */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200267#define MIIM_LXT971_SR2 0x11 /* Status Register 2 */
Wolfgang Denkd8169c92006-03-12 18:06:37 +0100268#define MIIM_LXT971_SR2_SPEED_MASK 0x4200
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200269#define MIIM_LXT971_SR2_10HDX 0x0000 /* 10 Mbit half duplex selected */
270#define MIIM_LXT971_SR2_10FDX 0x0200 /* 10 Mbit full duplex selected */
271#define MIIM_LXT971_SR2_100HDX 0x4000 /* 100 Mbit half duplex selected */
272#define MIIM_LXT971_SR2_100FDX 0x4200 /* 100 Mbit full duplex selected */
wdenk3dd7f0f2005-04-04 23:43:44 +0000273
Wolfgang Denkbe5048f2006-03-12 22:50:55 +0100274/* DP83865 Control register values */
275#define MIIM_DP83865_CR_INIT 0x9200
276
277/* DP83865 Link and Auto-Neg Status Register */
278#define MIIM_DP83865_LANR 0x11
279#define MIIM_DP83865_SPD_MASK 0x0018
280#define MIIM_DP83865_SPD_1000 0x0010
281#define MIIM_DP83865_SPD_100 0x0008
282#define MIIM_DP83865_DPX_FULL 0x0002
283
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200284#define MIIM_READ_COMMAND 0x00000001
wdenk42d1f032003-10-15 23:53:47 +0000285
286#define MRBLR_INIT_SETTINGS PKTSIZE_ALIGN
287
288#define MINFLR_INIT_SETTINGS 0x00000040
289
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200290#define DMACTRL_INIT_SETTINGS 0x000000c3
291#define DMACTRL_GRS 0x00000010
292#define DMACTRL_GTS 0x00000008
wdenk42d1f032003-10-15 23:53:47 +0000293
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200294#define TSTAT_CLEAR_THALT 0x80000000
295#define RSTAT_CLEAR_RHALT 0x00800000
wdenk42d1f032003-10-15 23:53:47 +0000296
wdenk7abf0c52004-04-18 21:45:42 +0000297
wdenk42d1f032003-10-15 23:53:47 +0000298#define IEVENT_INIT_CLEAR 0xffffffff
299#define IEVENT_BABR 0x80000000
300#define IEVENT_RXC 0x40000000
301#define IEVENT_BSY 0x20000000
302#define IEVENT_EBERR 0x10000000
303#define IEVENT_MSRO 0x04000000
304#define IEVENT_GTSC 0x02000000
305#define IEVENT_BABT 0x01000000
306#define IEVENT_TXC 0x00800000
307#define IEVENT_TXE 0x00400000
308#define IEVENT_TXB 0x00200000
309#define IEVENT_TXF 0x00100000
310#define IEVENT_IE 0x00080000
311#define IEVENT_LC 0x00040000
312#define IEVENT_CRL 0x00020000
313#define IEVENT_XFUN 0x00010000
314#define IEVENT_RXB0 0x00008000
315#define IEVENT_GRSC 0x00000100
316#define IEVENT_RXF0 0x00000080
317
318#define IMASK_INIT_CLEAR 0x00000000
319#define IMASK_TXEEN 0x00400000
320#define IMASK_TXBEN 0x00200000
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200321#define IMASK_TXFEN 0x00100000
wdenk42d1f032003-10-15 23:53:47 +0000322#define IMASK_RXFEN0 0x00000080
323
324
325/* Default Attribute fields */
326#define ATTR_INIT_SETTINGS 0x000000c0
327#define ATTRELI_INIT_SETTINGS 0x00000000
328
329
330/* TxBD status field bits */
331#define TXBD_READY 0x8000
332#define TXBD_PADCRC 0x4000
333#define TXBD_WRAP 0x2000
334#define TXBD_INTERRUPT 0x1000
335#define TXBD_LAST 0x0800
336#define TXBD_CRC 0x0400
337#define TXBD_DEF 0x0200
338#define TXBD_HUGEFRAME 0x0080
339#define TXBD_LATECOLLISION 0x0080
340#define TXBD_RETRYLIMIT 0x0040
341#define TXBD_RETRYCOUNTMASK 0x003c
342#define TXBD_UNDERRUN 0x0002
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200343#define TXBD_STATS 0x03ff
wdenk42d1f032003-10-15 23:53:47 +0000344
345/* RxBD status field bits */
346#define RXBD_EMPTY 0x8000
347#define RXBD_RO1 0x4000
348#define RXBD_WRAP 0x2000
349#define RXBD_INTERRUPT 0x1000
350#define RXBD_LAST 0x0800
351#define RXBD_FIRST 0x0400
352#define RXBD_MISS 0x0100
353#define RXBD_BROADCAST 0x0080
354#define RXBD_MULTICAST 0x0040
355#define RXBD_LARGE 0x0020
356#define RXBD_NONOCTET 0x0010
357#define RXBD_SHORT 0x0008
358#define RXBD_CRCERR 0x0004
359#define RXBD_OVERRUN 0x0002
360#define RXBD_TRUNCATED 0x0001
361#define RXBD_STATS 0x003f
362
363typedef struct txbd8
364{
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200365 ushort status; /* Status Fields */
366 ushort length; /* Buffer length */
367 uint bufPtr; /* Buffer Pointer */
wdenk42d1f032003-10-15 23:53:47 +0000368} txbd8_t;
369
370typedef struct rxbd8
371{
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200372 ushort status; /* Status Fields */
373 ushort length; /* Buffer Length */
374 uint bufPtr; /* Buffer Pointer */
wdenk42d1f032003-10-15 23:53:47 +0000375} rxbd8_t;
376
377typedef struct rmon_mib
378{
379 /* Transmit and Receive Counters */
380 uint tr64; /* Transmit and Receive 64-byte Frame Counter */
381 uint tr127; /* Transmit and Receive 65-127 byte Frame Counter */
382 uint tr255; /* Transmit and Receive 128-255 byte Frame Counter */
383 uint tr511; /* Transmit and Receive 256-511 byte Frame Counter */
384 uint tr1k; /* Transmit and Receive 512-1023 byte Frame Counter */
385 uint trmax; /* Transmit and Receive 1024-1518 byte Frame Counter */
386 uint trmgv; /* Transmit and Receive 1519-1522 byte Good VLAN Frame */
387 /* Receive Counters */
388 uint rbyt; /* Receive Byte Counter */
389 uint rpkt; /* Receive Packet Counter */
390 uint rfcs; /* Receive FCS Error Counter */
391 uint rmca; /* Receive Multicast Packet (Counter) */
392 uint rbca; /* Receive Broadcast Packet */
393 uint rxcf; /* Receive Control Frame Packet */
394 uint rxpf; /* Receive Pause Frame Packet */
395 uint rxuo; /* Receive Unknown OP Code */
396 uint raln; /* Receive Alignment Error */
397 uint rflr; /* Receive Frame Length Error */
398 uint rcde; /* Receive Code Error */
399 uint rcse; /* Receive Carrier Sense Error */
400 uint rund; /* Receive Undersize Packet */
401 uint rovr; /* Receive Oversize Packet */
402 uint rfrg; /* Receive Fragments */
403 uint rjbr; /* Receive Jabber */
404 uint rdrp; /* Receive Drop */
405 /* Transmit Counters */
406 uint tbyt; /* Transmit Byte Counter */
407 uint tpkt; /* Transmit Packet */
408 uint tmca; /* Transmit Multicast Packet */
409 uint tbca; /* Transmit Broadcast Packet */
410 uint txpf; /* Transmit Pause Control Frame */
411 uint tdfr; /* Transmit Deferral Packet */
412 uint tedf; /* Transmit Excessive Deferral Packet */
413 uint tscl; /* Transmit Single Collision Packet */
414 /* (0x2_n700) */
415 uint tmcl; /* Transmit Multiple Collision Packet */
416 uint tlcl; /* Transmit Late Collision Packet */
417 uint txcl; /* Transmit Excessive Collision Packet */
418 uint tncl; /* Transmit Total Collision */
419
420 uint res2;
421
422 uint tdrp; /* Transmit Drop Frame */
423 uint tjbr; /* Transmit Jabber Frame */
424 uint tfcs; /* Transmit FCS Error */
425 uint txcf; /* Transmit Control Frame */
426 uint tovr; /* Transmit Oversize Frame */
427 uint tund; /* Transmit Undersize Frame */
428 uint tfrg; /* Transmit Fragments Frame */
429 /* General Registers */
430 uint car1; /* Carry Register One */
431 uint car2; /* Carry Register Two */
432 uint cam1; /* Carry Register One Mask */
433 uint cam2; /* Carry Register Two Mask */
434} rmon_mib_t;
435
436typedef struct tsec_hash_regs
437{
438 uint iaddr0; /* Individual Address Register 0 */
439 uint iaddr1; /* Individual Address Register 1 */
440 uint iaddr2; /* Individual Address Register 2 */
441 uint iaddr3; /* Individual Address Register 3 */
442 uint iaddr4; /* Individual Address Register 4 */
443 uint iaddr5; /* Individual Address Register 5 */
444 uint iaddr6; /* Individual Address Register 6 */
445 uint iaddr7; /* Individual Address Register 7 */
446 uint res1[24];
447 uint gaddr0; /* Group Address Register 0 */
448 uint gaddr1; /* Group Address Register 1 */
449 uint gaddr2; /* Group Address Register 2 */
450 uint gaddr3; /* Group Address Register 3 */
451 uint gaddr4; /* Group Address Register 4 */
452 uint gaddr5; /* Group Address Register 5 */
453 uint gaddr6; /* Group Address Register 6 */
454 uint gaddr7; /* Group Address Register 7 */
455 uint res2[24];
456} tsec_hash_t;
457
458typedef struct tsec
459{
460 /* General Control and Status Registers (0x2_n000) */
461 uint res000[4];
462
463 uint ievent; /* Interrupt Event */
464 uint imask; /* Interrupt Mask */
465 uint edis; /* Error Disabled */
466 uint res01c;
467 uint ecntrl; /* Ethernet Control */
468 uint minflr; /* Minimum Frame Length */
469 uint ptv; /* Pause Time Value */
470 uint dmactrl; /* DMA Control */
471 uint tbipa; /* TBI PHY Address */
472
473 uint res034[3];
474 uint res040[48];
475
476 /* Transmit Control and Status Registers (0x2_n100) */
477 uint tctrl; /* Transmit Control */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200478 uint tstat; /* Transmit Status */
wdenk42d1f032003-10-15 23:53:47 +0000479 uint res108;
480 uint tbdlen; /* Tx BD Data Length */
481 uint res110[5];
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200482 uint ctbptr; /* Current TxBD Pointer */
wdenk42d1f032003-10-15 23:53:47 +0000483 uint res128[23];
484 uint tbptr; /* TxBD Pointer */
485 uint res188[30];
486 /* (0x2_n200) */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200487 uint res200;
wdenk42d1f032003-10-15 23:53:47 +0000488 uint tbase; /* TxBD Base Address */
489 uint res208[42];
490 uint ostbd; /* Out of Sequence TxBD */
491 uint ostbdp; /* Out of Sequence Tx Data Buffer Pointer */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200492 uint res2b8[18];
wdenk42d1f032003-10-15 23:53:47 +0000493
494 /* Receive Control and Status Registers (0x2_n300) */
495 uint rctrl; /* Receive Control */
496 uint rstat; /* Receive Status */
497 uint res308;
498 uint rbdlen; /* RxBD Data Length */
499 uint res310[4];
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200500 uint res320;
501 uint crbptr; /* Current Receive Buffer Pointer */
wdenk42d1f032003-10-15 23:53:47 +0000502 uint res328[6];
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200503 uint mrblr; /* Maximum Receive Buffer Length */
wdenk42d1f032003-10-15 23:53:47 +0000504 uint res344[16];
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200505 uint rbptr; /* RxBD Pointer */
506 uint res388[30];
wdenk42d1f032003-10-15 23:53:47 +0000507 /* (0x2_n400) */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200508 uint res400;
509 uint rbase; /* RxBD Base Address */
510 uint res408[62];
wdenk42d1f032003-10-15 23:53:47 +0000511
512 /* MAC Registers (0x2_n500) */
513 uint maccfg1; /* MAC Configuration #1 */
514 uint maccfg2; /* MAC Configuration #2 */
515 uint ipgifg; /* Inter Packet Gap/Inter Frame Gap */
516 uint hafdup; /* Half-duplex */
517 uint maxfrm; /* Maximum Frame */
518 uint res514;
519 uint res518;
520
521 uint res51c;
522
523 uint miimcfg; /* MII Management: Configuration */
524 uint miimcom; /* MII Management: Command */
525 uint miimadd; /* MII Management: Address */
526 uint miimcon; /* MII Management: Control */
527 uint miimstat; /* MII Management: Status */
528 uint miimind; /* MII Management: Indicators */
529
530 uint res538;
531
532 uint ifstat; /* Interface Status */
533 uint macstnaddr1; /* Station Address, part 1 */
534 uint macstnaddr2; /* Station Address, part 2 */
535 uint res548[46];
536
537 /* (0x2_n600) */
538 uint res600[32];
539
540 /* RMON MIB Registers (0x2_n680-0x2_n73c) */
541 rmon_mib_t rmon;
542 uint res740[48];
543
544 /* Hash Function Registers (0x2_n800) */
545 tsec_hash_t hash;
546
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200547 uint res900[128];
wdenk42d1f032003-10-15 23:53:47 +0000548
549 /* Pattern Registers (0x2_nb00) */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200550 uint resb00[62];
551 uint attr; /* Default Attribute Register */
552 uint attreli; /* Default Attribute Extract Length and Index */
wdenk42d1f032003-10-15 23:53:47 +0000553
554 /* TSEC Future Expansion Space (0x2_nc00-0x2_nffc) */
555 uint resc00[256];
556} tsec_t;
557
Jon Loeligerd9b94f22005-07-25 14:05:07 -0500558#define TSEC_GIGABIT (1)
559
560/* This flag currently only has
561 * meaning if we're using the eTSEC */
Andy Fleming2abe3612008-08-31 16:33:27 -0500562#define TSEC_REDUCED (1 << 1)
563
564#define TSEC_SGMII (1 << 2)
Jon Loeligerd9b94f22005-07-25 14:05:07 -0500565
wdenk97d80fc2004-06-09 00:34:46 +0000566struct tsec_private {
567 volatile tsec_t *regs;
568 volatile tsec_t *phyregs;
569 struct phy_info *phyinfo;
570 uint phyaddr;
Jon Loeligerd9b94f22005-07-25 14:05:07 -0500571 u32 flags;
wdenk97d80fc2004-06-09 00:34:46 +0000572 uint link;
573 uint duplexity;
574 uint speed;
575};
576
577
578/*
579 * struct phy_cmd: A command for reading or writing a PHY register
580 *
581 * mii_reg: The register to read or write
582 *
583 * mii_data: For writes, the value to put in the register.
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200584 * A value of -1 indicates this is a read.
wdenk97d80fc2004-06-09 00:34:46 +0000585 *
586 * funct: A function pointer which is invoked for each command.
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200587 * For reads, this function will be passed the value read
wdenk97d80fc2004-06-09 00:34:46 +0000588 * from the PHY, and process it.
589 * For writes, the result of this function will be written
590 * to the PHY register
591 */
592struct phy_cmd {
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200593 uint mii_reg;
594 uint mii_data;
595 uint (*funct) (uint mii_reg, struct tsec_private * priv);
wdenk97d80fc2004-06-09 00:34:46 +0000596};
597
598/* struct phy_info: a structure which defines attributes for a PHY
599 *
600 * id will contain a number which represents the PHY. During
601 * startup, the driver will poll the PHY to find out what its
602 * UID--as defined by registers 2 and 3--is. The 32-bit result
603 * gotten from the PHY will be shifted right by "shift" bits to
604 * discard any bits which may change based on revision numbers
605 * unimportant to functionality
606 *
607 * The struct phy_cmd entries represent pointers to an arrays of
608 * commands which tell the driver what to do to the PHY.
609 */
610struct phy_info {
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200611 uint id;
612 char *name;
613 uint shift;
614 /* Called to configure the PHY, and modify the controller
615 * based on the results */
616 struct phy_cmd *config;
wdenk97d80fc2004-06-09 00:34:46 +0000617
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200618 /* Called when starting up the controller */
619 struct phy_cmd *startup;
wdenk97d80fc2004-06-09 00:34:46 +0000620
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200621 /* Called when bringing down the controller */
622 struct phy_cmd *shutdown;
wdenk97d80fc2004-06-09 00:34:46 +0000623};
624
Andy Flemingdd3d1f52008-08-31 16:33:25 -0500625struct tsec_info_struct {
Andy Fleming75b9d4a2008-08-31 16:33:26 -0500626 tsec_t *regs;
627 tsec_t *miiregs;
628 char *devname;
Andy Flemingdd3d1f52008-08-31 16:33:25 -0500629 unsigned int phyaddr;
630 u32 flags;
Andy Flemingdd3d1f52008-08-31 16:33:25 -0500631};
632
Andy Fleming75b9d4a2008-08-31 16:33:26 -0500633int tsec_initialize(bd_t * bis, struct tsec_info_struct *tsec_info);
634int tsec_standard_init(bd_t *bis);
635int tsec_eth_init(bd_t *bis, struct tsec_info_struct *tsec_info, int num);
636
wdenk42d1f032003-10-15 23:53:47 +0000637#endif /* __TSEC_H */