blob: f1187f165ee7d175135e6800850d1bdf0dce6fe7 [file] [log] [blame]
Tom Warrenf01b6312012-12-11 13:34:18 +00001/*
2 * (C) Copyright 2010-2012
3 * NVIDIA Corporation <www.nvidia.com>
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Tom Warrenf01b6312012-12-11 13:34:18 +00006 */
7
Tom Warrenbfcf46d2013-02-26 12:18:48 +00008#ifndef _TEGRA_COMMON_H_
9#define _TEGRA_COMMON_H_
Alexey Brodkin1ace4022014-02-26 17:47:58 +040010#include <linux/sizes.h>
Tom Warrenf01b6312012-12-11 13:34:18 +000011#include <linux/stringify.h>
12
13/*
14 * High Level Configuration Options
15 */
16#define CONFIG_ARMCORTEXA9 /* This is an ARM V7 CPU core */
Tom Warrenf01b6312012-12-11 13:34:18 +000017#define CONFIG_SYS_L2CACHE_OFF /* No L2 cache */
18
Tom Warrenf01b6312012-12-11 13:34:18 +000019#include <asm/arch/tegra.h> /* get chip and board defs */
20
Simon Glass47f3d3c2014-06-11 23:29:53 -060021#define CONFIG_DM
22#define CONFIG_CMD_DM
Simon Glass2fccd2d2014-09-03 17:37:03 -060023#define CONFIG_DM_GPIO
Simon Glass47f3d3c2014-06-11 23:29:53 -060024
Rob Herring31df9892013-10-04 10:22:47 -050025#define CONFIG_SYS_TIMER_RATE 1000000
26#define CONFIG_SYS_TIMER_COUNTER NV_PA_TMRUS_BASE
27
Tom Warrenf01b6312012-12-11 13:34:18 +000028/*
29 * Display CPU and Board information
30 */
31#define CONFIG_DISPLAY_CPUINFO
32#define CONFIG_DISPLAY_BOARDINFO
33
34#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
Tom Warrenf01b6312012-12-11 13:34:18 +000035
36/* Environment */
37#define CONFIG_ENV_VARS_UBOOT_CONFIG
38#define CONFIG_ENV_SIZE 0x2000 /* Total Size Environment */
39
40/*
41 * Size of malloc() pool
42 */
43#define CONFIG_SYS_MALLOC_LEN (4 << 20) /* 4MB */
Simon Glassa4741112014-09-03 17:37:02 -060044#define CONFIG_SYS_MALLOC_F_LEN (1 << 10)
Tom Warrenf01b6312012-12-11 13:34:18 +000045
46/*
Tom Warrenbfcf46d2013-02-26 12:18:48 +000047 * NS16550 Configuration
Tom Warrenf01b6312012-12-11 13:34:18 +000048 */
Tom Warrenf01b6312012-12-11 13:34:18 +000049#define CONFIG_SYS_NS16550
50#define CONFIG_SYS_NS16550_SERIAL
51#define CONFIG_SYS_NS16550_REG_SIZE (-4)
52#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
53
54/*
Stephen Warrenf1756032014-04-18 10:56:11 -060055 * Common HW configuration.
56 * If this varies between SoCs later, move to tegraNN-common.h
57 * Note: This is number of devices, not max device ID.
58 */
59#define CONFIG_SYS_MMC_MAX_DEVICE 4
60
61/*
Tom Warrenf01b6312012-12-11 13:34:18 +000062 * select serial console configuration
63 */
64#define CONFIG_CONS_INDEX 1
65
66/* allow to overwrite serial and ethaddr */
67#define CONFIG_ENV_OVERWRITE
68#define CONFIG_BAUDRATE 115200
69
70/* include default commands */
71#include <config_cmd_default.h>
72
73/* remove unused commands */
74#undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
75#undef CONFIG_CMD_FPGA /* FPGA configuration support */
76#undef CONFIG_CMD_IMI
77#undef CONFIG_CMD_IMLS
78#undef CONFIG_CMD_NFS /* NFS support */
79#undef CONFIG_CMD_NET /* network support */
80
81/* turn on command-line edit/hist/auto */
Tom Warrenf01b6312012-12-11 13:34:18 +000082#define CONFIG_COMMAND_HISTORY
Tom Warrenf01b6312012-12-11 13:34:18 +000083
Stephen Warren11d9c032013-02-28 15:03:48 +000084/* turn on commonly used storage-related commands */
Stephen Warren11d9c032013-02-28 15:03:48 +000085#define CONFIG_PARTITION_UUIDS
Stephen Warren11d9c032013-02-28 15:03:48 +000086#define CONFIG_CMD_PART
87
Tom Warrenf01b6312012-12-11 13:34:18 +000088#define CONFIG_SYS_NO_FLASH
89
90#define CONFIG_CONSOLE_MUX
91#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Tom Warrenf01b6312012-12-11 13:34:18 +000092
93/*
94 * Miscellaneous configurable options
95 */
Tom Warrenf01b6312012-12-11 13:34:18 +000096#define CONFIG_SYS_PROMPT V_PROMPT
97/*
98 * Increasing the size of the IO buffer as default nfsargs size is more
99 * than 256 and so it is not possible to edit it
100 */
101#define CONFIG_SYS_CBSIZE (256 * 2) /* Console I/O Buffer Size */
102/* Print Buffer Size */
103#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
104 sizeof(CONFIG_SYS_PROMPT) + 16)
105#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
106/* Boot Argument Buffer Size */
107#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
108
109#define CONFIG_SYS_MEMTEST_START (NV_PA_SDRC_CS0 + 0x600000)
110#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x100000)
111
Tom Warrenf01b6312012-12-11 13:34:18 +0000112/*-----------------------------------------------------------------------
113 * Physical Memory Map
114 */
115#define CONFIG_NR_DRAM_BANKS 1
116#define PHYS_SDRAM_1 NV_PA_SDRC_CS0
117#define PHYS_SDRAM_1_SIZE 0x20000000 /* 512M */
118
119#define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
120#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
121
122#define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* 256M */
123
124#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_STACKBASE
125#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_MALLOC_LEN
126#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
127 CONFIG_SYS_INIT_RAM_SIZE - \
128 GENERATED_GBL_DATA_SIZE)
129
130#define CONFIG_TEGRA_GPIO
131#define CONFIG_CMD_GPIO
132#define CONFIG_CMD_ENTERRCM
Tom Warrenf01b6312012-12-11 13:34:18 +0000133
134/* Defines for SPL */
Tom Warrenf01b6312012-12-11 13:34:18 +0000135#define CONFIG_SPL_FRAMEWORK
136#define CONFIG_SPL_RAM_DEVICE
137#define CONFIG_SPL_BOARD_INIT
138#define CONFIG_SPL_NAND_SIMPLE
Albert ARIBAUD6ebc3462013-04-12 05:14:30 +0000139#define CONFIG_SPL_MAX_FOOTPRINT (CONFIG_SYS_TEXT_BASE - \
Tom Warrenf01b6312012-12-11 13:34:18 +0000140 CONFIG_SPL_TEXT_BASE)
141#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00010000
142
143#define CONFIG_SPL_LIBCOMMON_SUPPORT
144#define CONFIG_SPL_LIBGENERIC_SUPPORT
145#define CONFIG_SPL_SERIAL_SUPPORT
146#define CONFIG_SPL_GPIO_SUPPORT
147
Masahiro Yamadacd2e46c2014-03-05 16:59:38 +0900148#ifdef CONFIG_SPL_BUILD
149# define CONFIG_USE_PRIVATE_LIBGCC
150#endif
151
Simon Glassdd7f65f2013-03-05 14:39:56 +0000152#define CONFIG_SYS_GENERIC_BOARD
Tom Warren3efff992013-03-26 10:39:33 -0700153
Stephen Warrena885f852013-02-28 15:03:45 +0000154/* Misc utility code */
155#define CONFIG_BOUNCE_BUFFER
Tom Warren3efff992013-03-26 10:39:33 -0700156#define CONFIG_CRC32_VERIFY
Simon Glassdd7f65f2013-03-05 14:39:56 +0000157
Stephen Warren68cf64d2014-02-05 09:24:57 -0700158#ifndef CONFIG_SPL_BUILD
159#include <config_distro_defaults.h>
160#endif
161
Tom Warrenf01b6312012-12-11 13:34:18 +0000162#endif /* _TEGRA_COMMON_H_ */