blob: 205337948cfc4d45724fb5d6ddd53a6a66a2f80b [file] [log] [blame]
Ariel D'Alessandroc4c1ed62021-11-23 13:33:30 -03001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright 2021 Collabora Ltd.
4 */
5
6#ifndef __IMX8MN_VAR_SOM_H
7#define __IMX8MN_VAR_SOM_H
8
9#include <linux/sizes.h>
10#include <linux/stringify.h>
11#include <asm/arch/imx-regs.h>
12
Tom Rini65cc0e22022-11-16 13:10:41 -050013#define CFG_SYS_UBOOT_BASE \
Ariel D'Alessandroc4c1ed62021-11-23 13:33:30 -030014 (QSPI0_AMBA_BASE + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512)
15
Ariel D'Alessandroc4c1ed62021-11-23 13:33:30 -030016#define BOOT_TARGET_DEVICES(func) \
17 func(MMC, mmc, 1) \
18 func(MMC, mmc, 2) \
19 func(MMC, mmc, 0) \
20 func(PXE, pxe, na) \
21 func(DHCP, dhcp, na) \
22
23#include <config_distro_bootcmd.h>
24
Ariel D'Alessandroc4c1ed62021-11-23 13:33:30 -030025#define MEM_LAYOUT_ENV_SETTINGS \
26 "scriptaddr=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
27 "kernel_addr_r=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
28 "ramdisk_addr_r=0x43800000\0" \
29 "fdt_addr_r=0x43000000\0" \
30 "fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
31 "fastboot_partition_alias_all=" \
32 __stringify(CONFIG_FASTBOOT_FLASH_MMC_DEV) ".0:0\0" \
33 "fastboot_partition_alias_bootloader=" \
34 __stringify(CONFIG_FASTBOOT_FLASH_MMC_DEV) ".1:0\0" \
35 "emmc_dev=" __stringify(CONFIG_FASTBOOT_FLASH_MMC_DEV) "\0" \
36 "emmc_ack=1\0" \
37 "pxefile_addr_r=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
38
39/* Initial environment variables */
Tom Rini0613c362022-12-04 10:03:50 -050040#define CFG_EXTRA_ENV_SETTINGS \
Ariel D'Alessandroc4c1ed62021-11-23 13:33:30 -030041 MEM_LAYOUT_ENV_SETTINGS \
42 BOOTENV
43
44/* Link Definitions */
45
Tom Rini65cc0e22022-11-16 13:10:41 -050046#define CFG_SYS_INIT_RAM_ADDR 0x40000000
47#define CFG_SYS_INIT_RAM_SIZE SZ_512K
Ariel D'Alessandroc4c1ed62021-11-23 13:33:30 -030048
Tom Riniaa6e94d2022-11-16 13:10:37 -050049#define CFG_SYS_SDRAM_BASE 0x40000000
Ariel D'Alessandroc4c1ed62021-11-23 13:33:30 -030050#define PHYS_SDRAM 0x40000000
51#define PHYS_SDRAM_SIZE SZ_1G /* 1GB DDR */
52
Ariel D'Alessandroc4c1ed62021-11-23 13:33:30 -030053/* USDHC */
Tom Rini6cc04542022-10-28 20:27:13 -040054#define CFG_SYS_FSL_ESDHC_ADDR 0
Ariel D'Alessandroc4c1ed62021-11-23 13:33:30 -030055
Ariel D'Alessandroc4c1ed62021-11-23 13:33:30 -030056#endif /* __IMX8MN_VAR_SOM_H */