blob: de4b954a52fa3d225aa8766e1004cf0a294a1e1b [file] [log] [blame]
Stefano Babiceae49882011-01-20 08:05:15 +00001/*
2 * (C) Copyright 2010, Stefano Babic <sbabic@denx.de>
3 *
4 * (C) Copyright 2008-2010 Freescale Semiconductor, Inc.
5 *
6 * Copyright (C) 2007, Guennadi Liakhovetski <lg@denx.de>
7 *
8 * Configuration for the MX35pdk Freescale board.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29#include <asm/arch/imx-regs.h>
30
31 /* High Level Configuration Options */
32#define CONFIG_ARM1136 /* This is an arm1136 CPU core */
33#define CONFIG_MX35
34#define CONFIG_MX35_HCLK_FREQ 24000000
35
36#define CONFIG_DISPLAY_CPUINFO
Stefano Babiceae49882011-01-20 08:05:15 +000037
38/* Set TEXT at the beginning of the NOR flash */
39#define CONFIG_SYS_TEXT_BASE 0xA0000000
Stefano Babic0792a362012-04-01 03:23:01 +000040#define CONFIG_SYS_CACHELINE_SIZE 32
Stefano Babiceae49882011-01-20 08:05:15 +000041
42#define CONFIG_SYS_64BIT_VSPRINTF
43
44#define CONFIG_BOARD_EARLY_INIT_F
Helmut Raiger9660e442011-10-20 04:19:47 +000045#define CONFIG_BOARD_LATE_INIT
Stefano Babiceae49882011-01-20 08:05:15 +000046
47#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
48#define CONFIG_REVISION_TAG
49#define CONFIG_SETUP_MEMORY_TAGS
50#define CONFIG_INITRD_TAG
51
52/*
53 * Size of malloc() pool
54 */
55#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 1024 * 1024)
56
57/*
58 * Hardware drivers
59 */
60#define CONFIG_HARD_I2C
61#define CONFIG_I2C_MXC
62#define CONFIG_SYS_I2C_MX35_PORT1
63#define CONFIG_SYS_I2C_SPEED 100000
64#define CONFIG_SYS_I2C_SLAVE 0xfe
65#define CONFIG_MXC_SPI
Stefano Babica4adedd2011-08-21 11:00:32 +020066#define CONFIG_MXC_GPIO
Stefano Babiceae49882011-01-20 08:05:15 +000067
68
69/*
70 * PMIC Configs
71 */
Stefano Babic5213d6e2011-10-06 21:07:42 +020072#define CONFIG_PMIC
73#define CONFIG_PMIC_I2C
74#define CONFIG_PMIC_FSL
Stefano Babiceae49882011-01-20 08:05:15 +000075#define CONFIG_SYS_FSL_PMIC_I2C_ADDR 0x08
Fabio Estevamd28d6a92011-10-25 01:35:37 +000076#define CONFIG_RTC_MC13XXX
Stefano Babiceae49882011-01-20 08:05:15 +000077
78/*
79 * MFD MC9SDZ60
80 */
81#define CONFIG_FSL_MC9SDZ60
82#define CONFIG_SYS_FSL_MC9SDZ60_I2C_ADDR 0x69
83
84/*
85 * UART (console)
86 */
87#define CONFIG_MXC_UART
Stefano Babic40f6fff2011-11-22 15:22:39 +010088#define CONFIG_MXC_UART_BASE UART1_BASE
Stefano Babiceae49882011-01-20 08:05:15 +000089
90/* allow to overwrite serial and ethaddr */
91#define CONFIG_ENV_OVERWRITE
92#define CONFIG_CONS_INDEX 1
93#define CONFIG_BAUDRATE 115200
94#define CONFIG_SYS_BAUDRATE_TABLE {9600, 19200, 38400, 57600, 115200}
95
96/*
97 * Command definition
98 */
99
100#include <config_cmd_default.h>
101
102#define CONFIG_CMD_PING
103#define CONFIG_CMD_DHCP
104#define CONFIG_BOOTP_SUBNETMASK
105#define CONFIG_BOOTP_GATEWAY
106#define CONFIG_BOOTP_DNS
107
108#define CONFIG_CMD_NAND
Stefano Babic0792a362012-04-01 03:23:01 +0000109#define CONFIG_CMD_CACHE
Stefano Babiceae49882011-01-20 08:05:15 +0000110
111#define CONFIG_CMD_I2C
112#define CONFIG_CMD_SPI
113#define CONFIG_CMD_MII
114#define CONFIG_CMD_NET
115#define CONFIG_NET_RETRY_COUNT 100
Fabio Estevamd28d6a92011-10-25 01:35:37 +0000116#define CONFIG_CMD_DATE
Stefano Babiceae49882011-01-20 08:05:15 +0000117
118#define CONFIG_BOOTDELAY 3
119
120#define CONFIG_LOADADDR 0x80800000 /* loadaddr env var */
121
122/*
123 * Ethernet on the debug board (SMC911)
124 */
125#define CONFIG_SMC911X
126#define CONFIG_SMC911X_16_BIT 1
127#define CONFIG_SMC911X_BASE CS5_BASE_ADDR
128
129#define CONFIG_HAS_ETH1
Stefano Babiceae49882011-01-20 08:05:15 +0000130#define CONFIG_ETHPRIME
131
132/*
133 * Ethernet on SOC (FEC)
134 */
135#define CONFIG_FEC_MXC
136#define IMX_FEC_BASE FEC_BASE_ADDR
137#define CONFIG_FEC_MXC_PHYADDR 0x1F
138
139#define CONFIG_MII
140#define CONFIG_DISCOVER_PHY
141
142#define CONFIG_ARP_TIMEOUT 200UL
143
144/*
145 * Miscellaneous configurable options
146 */
147#define CONFIG_SYS_LONGHELP /* undef to save memory */
148#define CONFIG_SYS_PROMPT "MX35 U-Boot > "
149#define CONFIG_CMDLINE_EDITING
150#define CONFIG_SYS_HUSH_PARSER /* Use the HUSH parser */
151#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
152
153#define CONFIG_AUTO_COMPLETE
154#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
155/* Print Buffer Size */
156#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
157#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
158#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
159
160#define CONFIG_SYS_MEMTEST_START 0 /* memtest works on */
161#define CONFIG_SYS_MEMTEST_END 0x10000
162
163#undef CONFIG_SYS_CLKS_IN_HZ /* everything, incl board info, in Hz */
164
165#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
166
167#define CONFIG_SYS_HZ 1000
168
169
170/*
171 * Stack sizes
172 *
173 * The stack sizes are set up in start.S using the settings below
174 */
175#define CONFIG_STACKSIZE (128 * 1024) /* regular stack */
176
177/*
178 * Physical Memory Map
179 */
Stefano Babic6b5acfc2011-08-02 14:42:36 +0200180#define CONFIG_NR_DRAM_BANKS 2
Stefano Babiceae49882011-01-20 08:05:15 +0000181#define PHYS_SDRAM_1 CSD0_BASE_ADDR
182#define PHYS_SDRAM_1_SIZE (128 * 1024 * 1024)
Stefano Babic6b5acfc2011-08-02 14:42:36 +0200183#define PHYS_SDRAM_2 CSD1_BASE_ADDR
184#define PHYS_SDRAM_2_SIZE (128 * 1024 * 1024)
Stefano Babiceae49882011-01-20 08:05:15 +0000185
186#define CONFIG_SYS_SDRAM_BASE CSD0_BASE_ADDR
187#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR + 0x10000)
188#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE / 2)
189#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
190 GENERATED_GBL_DATA_SIZE)
191#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
192 CONFIG_SYS_GBL_DATA_OFFSET)
193
194/*
195 * MTD Command for mtdparts
196 */
197#define CONFIG_CMD_MTDPARTS
198#define CONFIG_MTD_DEVICE
199#define CONFIG_FLASH_CFI_MTD
200#define CONFIG_MTD_PARTITIONS
201#define MTDIDS_DEFAULT "nand0=mxc_nand,nor0=physmap-flash.0"
202#define MTDPARTS_DEFAULT "mtdparts=mxc_nand:1m(boot),5m(linux)," \
203 "96m(root),8m(cfg),1938m(user);" \
204 "physmap-flash.0:512k(b),4m(k),30m(u),28m(r)"
205
206/*
207 * FLASH and environment organization
208 */
209#define CONFIG_SYS_FLASH_BASE CS0_BASE_ADDR
210#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
211#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
212/* Monitor at beginning of flash */
213#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
214#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
215
216#define CONFIG_ENV_SECT_SIZE (128 * 1024)
217#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
218
219/* Address and size of Redundant Environment Sector */
220#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
221#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
222
223#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + \
224 CONFIG_SYS_MONITOR_LEN)
225
226#define CONFIG_ENV_IS_IN_FLASH
227
228#if defined(CONFIG_FSL_ENV_IN_NAND)
229 #define CONFIG_ENV_IS_IN_NAND
230 #define CONFIG_ENV_OFFSET (1024 * 1024)
231#endif
232
233/*
234 * CFI FLASH driver setup
235 */
236#define CONFIG_SYS_FLASH_CFI /* Flash memory is CFI compliant */
237#define CONFIG_FLASH_CFI_DRIVER
238
239/* A non-standard buffered write algorithm */
240#define CONFIG_FLASH_SPANSION_S29WS_N
241#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* faster */
242#define CONFIG_SYS_FLASH_PROTECTION /* Use hardware sector protection */
243
244/*
245 * NAND FLASH driver setup
246 */
247#define CONFIG_NAND_MXC
248#define CONFIG_NAND_MXC_V1_1
249#define CONFIG_MXC_NAND_REGS_BASE (NFC_BASE_ADDR)
250#define CONFIG_SYS_MAX_NAND_DEVICE 1
251#define CONFIG_SYS_NAND_BASE (NFC_BASE_ADDR)
252#define CONFIG_MXC_NAND_HWECC
253#define CONFIG_SYS_NAND_LARGEPAGE
254
255/*
256 * Default environment and default scripts
257 * to update uboot and load kernel
258 */
259#define xstr(s) str(s)
260#define str(s) #s
261
262#define CONFIG_HOSTNAME "mx35pdk"
263#define CONFIG_EXTRA_ENV_SETTINGS \
264 "netdev=eth1\0" \
265 "ethprime=smc911x\0" \
266 "nfsargs=setenv bootargs root=/dev/nfs rw " \
267 "nfsroot=${serverip}:${rootpath}\0" \
268 "ramargs=setenv bootargs root=/dev/ram rw\0" \
269 "addip_sta=setenv bootargs ${bootargs} " \
270 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
271 ":${hostname}:${netdev}:off panic=1\0" \
272 "addip_dyn=setenv bootargs ${bootargs} ip=dhcp\0" \
273 "addip=if test -n ${ipdyn};then run addip_dyn;" \
274 "else run addip_sta;fi\0" \
275 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
276 "addtty=setenv bootargs ${bootargs}" \
277 " console=ttymxc0,${baudrate}\0" \
278 "addmisc=setenv bootargs ${bootargs} ${misc}\0" \
279 "loadaddr=80800000\0" \
280 "kernel_addr_r=80800000\0" \
281 "hostname=" xstr(CONFIG_HOSTNAME) "\0" \
282 "bootfile=" xstr(CONFIG_HOSTNAME) "/uImage\0" \
283 "ramdisk_file=" xstr(CONFIG_HOSTNAME) "/uRamdisk\0" \
284 "flash_self=run ramargs addip addtty addmtd addmisc;" \
285 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
286 "flash_nfs=run nfsargs addip addtty addmtd addmisc;" \
287 "bootm ${kernel_addr}\0" \
288 "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
289 "run nfsargs addip addtty addmtd addmisc;" \
290 "bootm ${kernel_addr_r}\0" \
291 "net_self_load=tftp ${kernel_addr_r} ${bootfile};" \
292 "tftp ${ramdisk_addr_r} ${ramdisk_file};\0" \
293 "u-boot=" xstr(CONFIG_HOSTNAME) "/u-boot.bin\0" \
294 "load=tftp ${loadaddr} ${u-boot}\0" \
295 "uboot_addr=" xstr(CONFIG_SYS_MONITOR_BASE) "\0" \
296 "update=protect off ${uboot_addr} +40000;" \
297 "erase ${uboot_addr} +40000;" \
298 "cp.b ${loadaddr} ${uboot_addr} ${filesize}\0" \
299 "upd=if run load;then echo Updating u-boot;if run update;" \
300 "then echo U-Boot updated;" \
301 "else echo Error updating u-boot !;" \
302 "echo Board without bootloader !!;" \
303 "fi;" \
304 "else echo U-Boot not downloaded..exiting;fi\0" \
305 "bootcmd=run net_nfs\0"
306
307#endif /* __CONFIG_H */