blob: 46389d087d296579bca7e0805d30769f1ce1bf1e [file] [log] [blame]
Jagan Tekif5bc9922023-01-30 20:27:45 +05301/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * (C) Copyright 2021 Rockchip Electronics Co., Ltd
4 * Copyright (c) 2023 Edgeble AI Technologies Pvt. Ltd.
5 */
6
7#ifndef __CONFIG_RK3588_COMMON_H
8#define __CONFIG_RK3588_COMMON_H
9
10#include "rockchip-common.h"
11
12#define CFG_IRAM_BASE 0xff000000
13
14#define CFG_SYS_SDRAM_BASE 0
15#define SDRAM_MAX_SIZE 0xf0000000
16
17#define ENV_MEM_LAYOUT_SETTINGS \
18 "scriptaddr=0x00c00000\0" \
Jonas Karlmane1962a92023-04-17 19:07:17 +000019 "script_offset_f=0xffe000\0" \
20 "script_size_f=0x2000\0" \
Jagan Tekif5bc9922023-01-30 20:27:45 +053021 "pxefile_addr_r=0x00e00000\0" \
22 "fdt_addr_r=0x0a100000\0" \
Jonas Karlmane1962a92023-04-17 19:07:17 +000023 "fdtoverlay_addr_r=0x02000000\0" \
Jagan Tekif5bc9922023-01-30 20:27:45 +053024 "kernel_addr_r=0x02080000\0" \
Jonas Karlmane1962a92023-04-17 19:07:17 +000025 "ramdisk_addr_r=0x0a200000\0" \
26 "kernel_comp_addr_r=0x08000000\0" \
27 "kernel_comp_size=0x2000000\0"
Jagan Tekif5bc9922023-01-30 20:27:45 +053028
Jagan Tekif5bc9922023-01-30 20:27:45 +053029#define CFG_EXTRA_ENV_SETTINGS \
30 "fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
31 "partitions=" PARTS_DEFAULT \
32 ENV_MEM_LAYOUT_SETTINGS \
Simon Glass7755dc52023-04-24 13:49:51 +120033 ROCKCHIP_DEVICE_SETTINGS \
34 "boot_targets=" BOOT_TARGETS "\0"
Jagan Tekif5bc9922023-01-30 20:27:45 +053035
36#endif /* __CONFIG_RK3588_COMMON_H */