blob: 8328b3a062c3416581e657a011450a36addcf82b [file] [log] [blame]
Lunsheng Wangb0e32942005-07-29 10:20:29 -05001/*
2 * (C) Copyright 2002,2003, Motorola Inc.
3 * Xianghua Xiao, (X.Xiao@motorola.com)
4 *
5 * (C) Copyright 2002 Scott McNutt <smcnutt@artesyncp.com>
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
Lunsheng Wangb0e32942005-07-29 10:20:29 -050026#include <common.h>
27#include <asm/processor.h>
28#include <asm/immap_85xx.h>
Jon Loeligera30a5492008-03-04 10:03:03 -060029#include <spd_sdram.h>
Lunsheng Wangb0e32942005-07-29 10:20:29 -050030
31long int fixed_sdram (void);
32
Lunsheng Wangb0e32942005-07-29 10:20:29 -050033int board_pre_init (void)
34{
35#if defined(CONFIG_PCI)
Kumar Gala04db4002007-11-29 02:10:09 -060036 volatile ccsr_pcix_t *pci = (void *)(CFG_MPC85xx_PCIX_ADDR);
Lunsheng Wangb0e32942005-07-29 10:20:29 -050037
38 pci->peer &= 0xffffffdf; /* disable master abort */
39#endif
40 return 0;
41}
42
43int checkboard (void)
44{
45 sys_info_t sysinfo;
46
47 get_sys_info (&sysinfo);
48
49 printf ("Board: Freescale MPC8540EVAL Board\n");
50 printf ("\tCPU: %lu MHz\n", sysinfo.freqProcessor / 1000000);
51 printf ("\tCCB: %lu MHz\n", sysinfo.freqSystemBus / 1000000);
52 printf ("\tDDR: %lu MHz\n", sysinfo.freqSystemBus / 2000000);
53 if((CFG_LBC_LCRR & 0x0f) == 2 || (CFG_LBC_LCRR & 0x0f) == 4 \
54 || (CFG_LBC_LCRR & 0x0f) == 8) {
Jon Loeligerde1d0a62005-08-01 13:20:47 -050055 printf ("\tLBC: %lu MHz\n",
56 sysinfo.freqSystemBus / 1000000/(CFG_LBC_LCRR & 0x0f));
Lunsheng Wangb0e32942005-07-29 10:20:29 -050057 } else {
58 printf("\tLBC: unknown\n");
59 }
60 printf("L1 D-cache 32KB, L1 I-cache 32KB enabled.\n");
61 return (0);
62}
63
64long int initdram (int board_type)
65{
66 long dram_size = 0;
Jon Loeligera30a5492008-03-04 10:03:03 -060067
Lunsheng Wangb0e32942005-07-29 10:20:29 -050068#if !defined(CONFIG_RAM_AS_FLASH)
Kumar Gala04db4002007-11-29 02:10:09 -060069 volatile ccsr_lbc_t *lbc = (void *)(CFG_MPC85xx_LBC_ADDR);
Lunsheng Wangb0e32942005-07-29 10:20:29 -050070 sys_info_t sysinfo;
71 uint temp_lbcdll = 0;
72#endif
73#if !defined(CONFIG_RAM_AS_FLASH) || defined(CONFIG_DDR_DLL)
Kumar Galaf59b55a2007-11-27 23:25:02 -060074 volatile ccsr_gur_t *gur = (void *)(CFG_MPC85xx_GUTS_ADDR);
Lunsheng Wangb0e32942005-07-29 10:20:29 -050075#endif
76
77#if defined(CONFIG_DDR_DLL)
78 uint temp_ddrdll = 0;
79
80 /* Work around to stabilize DDR DLL */
81 temp_ddrdll = gur->ddrdllcr;
82 gur->ddrdllcr = ((temp_ddrdll & 0xff) << 16) | 0x80000000;
83 asm("sync;isync;msync");
84#endif
85
86#if defined(CONFIG_SPD_EEPROM)
87 dram_size = spd_sdram ();
88#else
89 dram_size = fixed_sdram ();
90#endif
91
92#if defined(CFG_RAMBOOT)
93 return dram_size;
94#endif
95
96#if !defined(CONFIG_RAM_AS_FLASH) /* LocalBus is not emulating flash */
97 get_sys_info(&sysinfo);
98 /* if localbus freq is less than 66Mhz,we use bypass mode,otherwise use DLL */
99 if(sysinfo.freqSystemBus/(CFG_LBC_LCRR & 0x0f) < 66000000) {
100 lbc->lcrr = (CFG_LBC_LCRR & 0x0fffffff)| 0x80000000;
101 } else {
102 lbc->lcrr = CFG_LBC_LCRR & 0x7fffffff;
103 udelay(200);
104 temp_lbcdll = gur->lbcdllcr;
105 gur->lbcdllcr = ((temp_lbcdll & 0xff) << 16 ) | 0x80000000;
106 asm("sync;isync;msync");
107 }
108 lbc->or2 = CFG_OR2_PRELIM; /* 64MB SDRAM */
109 lbc->br2 = CFG_BR2_PRELIM;
110 lbc->lbcr = CFG_LBC_LBCR;
111 lbc->lsdmr = CFG_LBC_LSDMR_1;
112 asm("sync");
113 * (ulong *)0 = 0x000000ff;
114 lbc->lsdmr = CFG_LBC_LSDMR_2;
115 asm("sync");
116 * (ulong *)0 = 0x000000ff;
117 lbc->lsdmr = CFG_LBC_LSDMR_3;
118 asm("sync");
119 * (ulong *)0 = 0x000000ff;
120 lbc->lsdmr = CFG_LBC_LSDMR_4;
121 asm("sync");
122 * (ulong *)0 = 0x000000ff;
123 lbc->lsdmr = CFG_LBC_LSDMR_5;
124 asm("sync");
125 lbc->lsrt = CFG_LBC_LSRT;
126 asm("sync");
127 lbc->mrtpr = CFG_LBC_MRTPR;
128 asm("sync");
129#endif
130
131#if defined(CONFIG_DDR_ECC)
132 {
133 /* Initialize all of memory for ECC, then
134 * enable errors */
135 uint *p = 0;
136 uint i = 0;
Kumar Gala04db4002007-11-29 02:10:09 -0600137 volatile ccsr_ddr_t *ddr= (void *)(CFG_MPC85xx_DDR_ADDR);
Lunsheng Wangb0e32942005-07-29 10:20:29 -0500138 dma_init();
139 for (*p = 0; p < (uint *)(8 * 1024); p++) {
140 if (((unsigned int)p & 0x1f) == 0) { dcbz(p); }
141 *p = (unsigned int)0xdeadbeef;
142 if (((unsigned int)p & 0x1c) == 0x1c) { dcbf(p); }
143 }
144
145 /* 8K */
146 dma_xfer((uint *)0x2000,0x2000,(uint *)0);
147 /* 16K */
148 dma_xfer((uint *)0x4000,0x4000,(uint *)0);
149 /* 32K */
150 dma_xfer((uint *)0x8000,0x8000,(uint *)0);
151 /* 64K */
152 dma_xfer((uint *)0x10000,0x10000,(uint *)0);
153 /* 128k */
154 dma_xfer((uint *)0x20000,0x20000,(uint *)0);
155 /* 256k */
156 dma_xfer((uint *)0x40000,0x40000,(uint *)0);
157 /* 512k */
158 dma_xfer((uint *)0x80000,0x80000,(uint *)0);
159 /* 1M */
160 dma_xfer((uint *)0x100000,0x100000,(uint *)0);
161 /* 2M */
162 dma_xfer((uint *)0x200000,0x200000,(uint *)0);
163 /* 4M */
164 dma_xfer((uint *)0x400000,0x400000,(uint *)0);
165
166 for (i = 1; i < dram_size / 0x800000; i++) {
167 dma_xfer((uint *)(0x800000*i),0x800000,(uint *)0);
168 }
169
170 /* Enable errors for ECC */
171 ddr->err_disable = 0x00000000;
172 asm("sync;isync;msync");
173 }
174#endif
175
176 return dram_size;
177}
178
Lunsheng Wangb0e32942005-07-29 10:20:29 -0500179#if defined(CFG_DRAM_TEST)
180int testdram (void)
181{
182 uint *pstart = (uint *) CFG_MEMTEST_START;
183 uint *pend = (uint *) CFG_MEMTEST_END;
184 uint *p;
185
186 printf("SDRAM test phase 1:\n");
187 for (p = pstart; p < pend; p++)
188 *p = 0xaaaaaaaa;
189
190 for (p = pstart; p < pend; p++) {
191 if (*p != 0xaaaaaaaa) {
192 printf ("SDRAM test fails at: %08x\n", (uint) p);
193 return 1;
194 }
195 }
196
197 printf("SDRAM test phase 2:\n");
198 for (p = pstart; p < pend; p++)
199 *p = 0x55555555;
200
201 for (p = pstart; p < pend; p++) {
202 if (*p != 0x55555555) {
203 printf ("SDRAM test fails at: %08x\n", (uint) p);
204 return 1;
205 }
206 }
207
208 printf("SDRAM test passed.\n");
209 return 0;
210}
211#endif
212
Lunsheng Wangb0e32942005-07-29 10:20:29 -0500213#if !defined(CONFIG_SPD_EEPROM)
214/*************************************************************************
215 * fixed sdram init -- doesn't use serial presence detect.
216 ************************************************************************/
217long int fixed_sdram (void)
218{
Jon Loeligerde1d0a62005-08-01 13:20:47 -0500219#ifndef CFG_RAMBOOT
Kumar Gala04db4002007-11-29 02:10:09 -0600220 volatile ccsr_ddr_t *ddr= (void *)(CFG_MPC85xx_DDR_ADDR);
Lunsheng Wangb0e32942005-07-29 10:20:29 -0500221
222 ddr->cs0_bnds = CFG_DDR_CS0_BNDS;
223 ddr->cs0_config = CFG_DDR_CS0_CONFIG;
224 ddr->timing_cfg_1 = CFG_DDR_TIMING_1;
225 ddr->timing_cfg_2 = CFG_DDR_TIMING_2;
226 ddr->sdram_mode = CFG_DDR_MODE;
227 ddr->sdram_interval = CFG_DDR_INTERVAL;
Jon Loeligerde1d0a62005-08-01 13:20:47 -0500228#if defined (CONFIG_DDR_ECC)
Lunsheng Wangb0e32942005-07-29 10:20:29 -0500229 ddr->err_disable = 0x0000000D;
230 ddr->err_sbe = 0x00ff0000;
Jon Loeligerde1d0a62005-08-01 13:20:47 -0500231#endif
Lunsheng Wangb0e32942005-07-29 10:20:29 -0500232 asm("sync;isync;msync");
233 udelay(500);
Jon Loeligerde1d0a62005-08-01 13:20:47 -0500234#if defined (CONFIG_DDR_ECC)
Lunsheng Wangb0e32942005-07-29 10:20:29 -0500235 /* Enable ECC checking */
236 ddr->sdram_cfg = (CFG_DDR_CONTROL | 0x20000000);
Jon Loeligerde1d0a62005-08-01 13:20:47 -0500237#else
Lunsheng Wangb0e32942005-07-29 10:20:29 -0500238 ddr->sdram_cfg = CFG_DDR_CONTROL;
Jon Loeligerde1d0a62005-08-01 13:20:47 -0500239#endif
Lunsheng Wangb0e32942005-07-29 10:20:29 -0500240 asm("sync; isync; msync");
241 udelay(500);
Jon Loeligerde1d0a62005-08-01 13:20:47 -0500242#endif
Lunsheng Wangb0e32942005-07-29 10:20:29 -0500243 return (CFG_SDRAM_SIZE * 1024 * 1024);
244}
245#endif /* !defined(CONFIG_SPD_EEPROM) */