Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 36481ded99a530f6820961a2335e94b485469ae4 / . / include / configs / x600.h
blob: d420efe54389aba93f45899c60a5b75cc3381dfb [file] [log] [blame]
Stefan Roese995b72d2012-05-30 22:59:08 +0000[diff] [blame]1/*
2 * (C) Copyright 2009
3 * Vipin Kumar, STMicroelectronics, <vipin.kumar@st.com>
4 *
5 * Copyright (C) 2012 Stefan Roese <sr@denx.de>
6 *
Wolfgang Denk1a459662013-07-08 09:37:19 +0200[diff] [blame]7 * SPDX-License-Identifier: GPL-2.0+
Stefan Roese995b72d2012-05-30 22:59:08 +0000[diff] [blame]8 */
9
10#ifndef __CONFIG_H
11#define __CONFIG_H
12
13/*
14 * High Level Configuration Options
15 * (easy to change)
16 */
17#define CONFIG_SPEAR600 /* SPEAr600 SoC */
18#define CONFIG_X600 /* on X600 board */
19
20#include <asm/arch/hardware.h>
21
22/* Timer, HZ specific defines */
Stefan Roese995b72d2012-05-30 22:59:08 +0000[diff] [blame]23#define CONFIG_SYS_HZ_CLOCK 8300000
24
25#define CONFIG_SYS_TEXT_BASE 0x00800040
26#define CONFIG_SYS_FLASH_BASE 0xf8000000
27/* Reserve 8KiB for SPL */
28#define CONFIG_SPL_PAD_TO 8192 /* decimal for 'dd' */
29#define CONFIG_SYS_SPL_LEN CONFIG_SPL_PAD_TO
30#define CONFIG_SYS_UBOOT_BASE (CONFIG_SYS_FLASH_BASE + \
31 CONFIG_SYS_SPL_LEN)
32#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
33#define CONFIG_SYS_MONITOR_LEN 0x60000
34
35#define CONFIG_ENV_IS_IN_FLASH
36
37/* Serial Configuration (PL011) */
38#define CONFIG_SYS_SERIAL0 0xD0000000
39#define CONFIG_SYS_SERIAL1 0xD0080000
40#define CONFIG_PL01x_PORTS { (void *)CONFIG_SYS_SERIAL0, \
41 (void *)CONFIG_SYS_SERIAL1 }
42#define CONFIG_PL011_SERIAL
43#define CONFIG_PL011_CLOCK (48 * 1000 * 1000)
44#define CONFIG_CONS_INDEX 0
45#define CONFIG_BAUDRATE 115200
46#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, \
47 57600, 115200 }
48#define CONFIG_SYS_LOADS_BAUD_CHANGE
49
50/* NOR FLASH config options */
51#define CONFIG_ST_SMI
52#define CONFIG_SYS_MAX_FLASH_BANKS 1
53#define CONFIG_SYS_FLASH_BANK_SIZE 0x01000000
54#define CONFIG_SYS_FLASH_ADDR_BASE { CONFIG_SYS_FLASH_BASE }
55#define CONFIG_SYS_MAX_FLASH_SECT 128
56#define CONFIG_SYS_FLASH_EMPTY_INFO
57#define CONFIG_SYS_FLASH_ERASE_TOUT (3 * CONFIG_SYS_HZ)
58#define CONFIG_SYS_FLASH_WRITE_TOUT (3 * CONFIG_SYS_HZ)
59
60/* NAND FLASH config options */
61#define CONFIG_NAND_FSMC
62#define CONFIG_SYS_NAND_SELF_INIT
63#define CONFIG_SYS_MAX_NAND_DEVICE 1
64#define CONFIG_SYS_NAND_BASE CONFIG_FSMC_NAND_BASE
65#define CONFIG_MTD_ECC_SOFT
66#define CONFIG_SYS_FSMC_NAND_8BIT
67#define CONFIG_SYS_NAND_ONFI_DETECTION
68
69/* UBI/UBI config options */
70#define CONFIG_MTD_DEVICE
71#define CONFIG_MTD_PARTITIONS
72#define CONFIG_RBTREE
73
74/* Ethernet config options */
75#define CONFIG_MII
76#define CONFIG_DESIGNWARE_ETH
Stefan Roese995b72d2012-05-30 22:59:08 +0000[diff] [blame]77#define CONFIG_NET_MULTI
Tom Rini1a78d282014-02-07 08:52:06 -0500[diff] [blame]78#define CONFIG_PHYLIB
Stefan Roese995b72d2012-05-30 22:59:08 +0000[diff] [blame]79#define CONFIG_PHY_RESET_DELAY 10000 /* in usec */
Stefan Roese995b72d2012-05-30 22:59:08 +0000[diff] [blame]80#define CONFIG_PHY_ADDR 0 /* PHY address */
81#define CONFIG_PHY_GIGE /* Include GbE speed/duplex detection */
82
83#define CONFIG_SPEAR_GPIO
84
85/* I2C config options */
86#define CONFIG_HARD_I2C
87#define CONFIG_DW_I2C
88#define CONFIG_SYS_I2C_SPEED 400000
89#define CONFIG_SYS_I2C_SLAVE 0x02
90#define CONFIG_I2C_CHIPADDRESS 0x50
91
92#define CONFIG_RTC_M41T62 1
93#define CONFIG_SYS_I2C_RTC_ADDR 0x68
94
95/* FPGA config options */
96#define CONFIG_FPGA
97#define CONFIG_FPGA_XILINX
98#define CONFIG_FPGA_SPARTAN3
99#define CONFIG_FPGA_COUNT 1
100
101/*
102 * Command support defines
103 */
104#define CONFIG_CMD_CACHE
105#define CONFIG_CMD_DATE
106#define CONFIG_CMD_DHCP
107#define CONFIG_CMD_ENV
108#define CONFIG_CMD_FPGA
109#define CONFIG_CMD_GPIO
110#define CONFIG_CMD_I2C
111#define CONFIG_CMD_MEMORY
112#define CONFIG_CMD_MII
113#define CONFIG_CMD_MTDPARTS
114#define CONFIG_CMD_NAND
115#define CONFIG_CMD_NET
116#define CONFIG_CMD_PING
117#define CONFIG_CMD_RUN
118#define CONFIG_CMD_SAVES
119#define CONFIG_CMD_UBI
120#define CONFIG_CMD_UBIFS
121#define CONFIG_LZO
122
123/* This must be included AFTER the definition of CONFIG_COMMANDS (if any) */
124#include <config_cmd_default.h>
125
126#define CONFIG_BOOTDELAY 3
127
128#define CONFIG_SYS_HUSH_PARSER /* Use the HUSH parser */
129#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
130
131/*
132 * U-Boot Environment placing definitions.
133 */
134#define CONFIG_ENV_SECT_SIZE 0x00010000
135#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + \
136 CONFIG_SYS_MONITOR_LEN)
137#define CONFIG_ENV_SIZE 0x02000
138#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + \
139 CONFIG_ENV_SECT_SIZE)
140#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
141
142/* Miscellaneous configurable options */
143#define CONFIG_ARCH_CPU_INIT
144#define CONFIG_DISPLAY_CPUINFO
145#define CONFIG_BOOT_PARAMS_ADDR 0x00000100
146#define CONFIG_CMDLINE_TAG
147#define CONFIG_OF_LIBFDT /* enable passing of devicetree */
148#define CONFIG_SETUP_MEMORY_TAGS
149#define CONFIG_MISC_INIT_R
150#define CONFIG_BOARD_LATE_INIT
151#define CONFIG_LOOPW /* enable loopw command */
152#define CONFIG_MX_CYCLIC /* enable mdc/mwc commands */
153#define CONFIG_ZERO_BOOTDELAY_CHECK
154#define CONFIG_AUTOBOOT_KEYED
155#define CONFIG_AUTOBOOT_STOP_STR " "
156#define CONFIG_AUTOBOOT_PROMPT \
157 "Hit SPACE in %d seconds to stop autoboot.\n", bootdelay
158
159#define CONFIG_SYS_MEMTEST_START 0x00800000
160#define CONFIG_SYS_MEMTEST_END 0x04000000
161#define CONFIG_SYS_MALLOC_LEN (1024 * 1024)
162#define CONFIG_IDENT_STRING "-SPEAr"
163#define CONFIG_SYS_LONGHELP
164#define CONFIG_SYS_PROMPT "X600> "
165#define CONFIG_CMDLINE_EDITING
166#define CONFIG_SYS_CBSIZE 256
167#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
168 sizeof(CONFIG_SYS_PROMPT) + 16)
169#define CONFIG_SYS_MAXARGS 16
170#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
171#define CONFIG_SYS_LOAD_ADDR 0x00800000
172#define CONFIG_SYS_CONSOLE_INFO_QUIET
Stefan Roese995b72d2012-05-30 22:59:08 +0000[diff] [blame]173
174/* Use last 2 lwords in internal SRAM for bootcounter */
175#define CONFIG_BOOTCOUNT_LIMIT
176#define CONFIG_SYS_BOOTCOUNT_ADDR 0xd2801ff8
177
178#define CONFIG_HOSTNAME x600
179#define CONFIG_UBI_PART ubi0
180#define CONFIG_UBIFS_VOLUME rootfs
181
182#define xstr(s) str(s)
183#define str(s) #s
184
185#define MTDIDS_DEFAULT "nand0=nand"
186#define MTDPARTS_DEFAULT "mtdparts=nand:64M(ubi0),64M(ubi1)"
187
188#define CONFIG_EXTRA_ENV_SETTINGS \
189 "u-boot_addr=1000000\0" \
190 "u-boot=" xstr(CONFIG_HOSTNAME) "/u-boot.spr\0" \
191 "load=tftp ${u-boot_addr} ${u-boot}\0" \
192 "update=protect off " xstr(CONFIG_SYS_MONITOR_BASE) " +${filesize};"\
193 "erase " xstr(CONFIG_SYS_MONITOR_BASE) " +${filesize};" \
194 "cp.b ${u-boot_addr} " xstr(CONFIG_SYS_MONITOR_BASE) \
195 " ${filesize};" \
196 "protect on " xstr(CONFIG_SYS_MONITOR_BASE) \
197 " +${filesize}\0" \
198 "upd=run load update\0" \
199 "ubifs=" xstr(CONFIG_HOSTNAME) "/ubifs.img\0" \
200 "part=" xstr(CONFIG_UBI_PART) "\0" \
201 "vol=" xstr(CONFIG_UBIFS_VOLUME) "\0" \
202 "load_ubifs=tftp ${kernel_addr} ${ubifs}\0" \
203 "update_ubifs=ubi part ${part};ubi write ${kernel_addr} ${vol}" \
204 " ${filesize}\0" \
205 "upd_ubifs=run load_ubifs update_ubifs\0" \
206 "init_ubifs=nand erase.part ubi0;ubi part ${part};" \
207 "ubi create ${vol} 4000000\0" \
208 "netdev=eth0\0" \
209 "rootpath=/opt/eldk-4.2/arm\0" \
210 "nfsargs=setenv bootargs root=/dev/nfs rw " \
211 "nfsroot=${serverip}:${rootpath}\0" \
212 "ramargs=setenv bootargs root=/dev/ram rw\0" \
213 "boot_part=0\0" \
214 "altbootcmd=if test $boot_part -eq 0;then " \
215 "echo Switching to partition 1!;" \
216 "setenv boot_part 1;" \
217 "else; " \
218 "echo Switching to partition 0!;" \
219 "setenv boot_part 0;" \
220 "fi;" \
221 "saveenv;boot\0" \
222 "ubifsargs=set bootargs ubi.mtd=ubi${boot_part} " \
223 "root=ubi0:rootfs rootfstype=ubifs\0" \
224 "kernel=" xstr(CONFIG_HOSTNAME) "/uImage\0" \
225 "kernel_fs=/boot/uImage \0" \
226 "kernel_addr=1000000\0" \
227 "dtb=" xstr(CONFIG_HOSTNAME) "/" xstr(CONFIG_HOSTNAME) ".dtb\0" \
228 "dtb_fs=/boot/" xstr(CONFIG_HOSTNAME) ".dtb\0" \
229 "dtb_addr=1800000\0" \
230 "load_kernel=tftp ${kernel_addr} ${kernel}\0" \
231 "load_dtb=tftp ${dtb_addr} ${dtb}\0" \
232 "addip=setenv bootargs ${bootargs} " \
233 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
234 ":${hostname}:${netdev}:off panic=1\0" \
235 "addcon=setenv bootargs ${bootargs} console=ttyAMA0," \
236 "${baudrate}\0" \
237 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
238 "net_nfs=run load_dtb load_kernel; " \
239 "run nfsargs addip addcon addmtd addmisc;" \
240 "bootm ${kernel_addr} - ${dtb_addr}\0" \
241 "mtdids=" MTDIDS_DEFAULT "\0" \
242 "mtdparts=" MTDPARTS_DEFAULT "\0" \
243 "nand_ubifs=run ubifs_mount ubifs_load ubifsargs addip" \
244 " addcon addmisc addmtd;" \
245 "bootm ${kernel_addr} - ${dtb_addr}\0" \
Joe Hershberger949a7712012-11-01 16:54:18 +0000[diff] [blame]246 "ubifs_mount=ubi part ubi${boot_part};ubifsmount ubi:rootfs\0" \
Stefan Roese995b72d2012-05-30 22:59:08 +0000[diff] [blame]247 "ubifs_load=ubifsload ${kernel_addr} ${kernel_fs};" \
248 "ubifsload ${dtb_addr} ${dtb_fs};\0" \
249 "nand_ubifs=run ubifs_mount ubifs_load ubifsargs addip addcon " \
250 "addmtd addmisc;bootm ${kernel_addr} - ${dtb_addr}\0" \
251 "bootcmd=run nand_ubifs\0" \
252 "\0"
253
254/* Stack sizes */
255#define CONFIG_STACKSIZE (512 * 1024)
256
257/* Physical Memory Map */
258#define CONFIG_NR_DRAM_BANKS 1
259#define PHYS_SDRAM_1 0x00000000
260#define PHYS_SDRAM_1_MAXSIZE 0x40000000
261
262#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
263#define CONFIG_SYS_INIT_RAM_ADDR 0xD2800000
264#define CONFIG_SYS_INIT_RAM_SIZE 0x2000
265
266#define CONFIG_SYS_INIT_SP_OFFSET \
267 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
268
269#define CONFIG_SYS_INIT_SP_ADDR \
270 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
271
272/*
273 * SPL related defines
274 */
275#define CONFIG_SPL
276#define CONFIG_SPL_TEXT_BASE 0xd2800b00
277#define CONFIG_SPL_START_S_PATH "arch/arm/cpu/arm926ejs/spear"
278#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/arm926ejs/spear/u-boot-spl.lds"
279
280#define CONFIG_SPL_SERIAL_SUPPORT
281#define CONFIG_SPL_LIBCOMMON_SUPPORT /* image.c */
282#define CONFIG_SPL_LIBGENERIC_SUPPORT /* string.c */
283#define CONFIG_SPL_NO_PRINTF
284
285/*
286 * Please select/define only one of the following
287 * Each definition corresponds to a supported DDR chip.
288 * DDR configuration is based on the following selection
289 */
290#define CONFIG_DDR_MT47H64M16 1
291#define CONFIG_DDR_MT47H32M16 0
292#define CONFIG_DDR_MT47H128M8 0
293
294/*
295 * Synchronous/Asynchronous operation of DDR
296 *
297 * Select CONFIG_DDR_2HCLK for DDR clk = 333MHz, synchronous operation
298 * Select CONFIG_DDR_HCLK for DDR clk = 166MHz, synchronous operation
299 * Select CONFIG_DDR_PLL2 for DDR clk = PLL2, asynchronous operation
300 */
301#define CONFIG_DDR_2HCLK 1
302#define CONFIG_DDR_HCLK 0
303#define CONFIG_DDR_PLL2 0
304
305/*
306 * xxx_BOOT_SUPPORTED macro defines whether a booting type is supported
307 * or not. Modify/Add to only these macros to define new boot types
308 */
309#define USB_BOOT_SUPPORTED 0
310#define PCIE_BOOT_SUPPORTED 0
311#define SNOR_BOOT_SUPPORTED 1
312#define NAND_BOOT_SUPPORTED 1
313#define PNOR_BOOT_SUPPORTED 0
314#define TFTP_BOOT_SUPPORTED 0
315#define UART_BOOT_SUPPORTED 0
316#define SPI_BOOT_SUPPORTED 0
317#define I2C_BOOT_SUPPORTED 0
318#define MMC_BOOT_SUPPORTED 0
319
320#endif /* __CONFIG_H */