blob: 5c442ad865c07fc979511800bdb94ff11e521459 [file] [log] [blame]
Stefano Babicd81b27a2012-10-10 21:11:46 +00001/*
2 * (C) Copyright 2011, Stefano Babic <sbabic@denx.de>
3 *
4 * (C) Copyright 2008-2010 Freescale Semiconductor, Inc.
5 *
6 * Configuration for the woodburn board.
7 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +02008 * SPDX-License-Identifier: GPL-2.0+
Stefano Babicd81b27a2012-10-10 21:11:46 +00009 */
10
11#ifndef __WOODBURN_COMMON_CONFIG_H
12#define __WOODBURN_COMMON_CONFIG_H
13
14#include <asm/arch/imx-regs.h>
15
16 /* High Level Configuration Options */
17#define CONFIG_ARM1136 /* This is an arm1136 CPU core */
18#define CONFIG_MX35
19#define CONFIG_MX35_HCLK_FREQ 24000000
20
21#define CONFIG_SYS_DCACHE_OFF
22#define CONFIG_SYS_CACHELINE_SIZE 32
23
24#define CONFIG_DISPLAY_CPUINFO
25
26/* Only in case the value is not present in mach-types.h */
27#ifndef MACH_TYPE_FLEA3
28#define MACH_TYPE_FLEA3 3668
29#endif
30
31#define CONFIG_MACH_TYPE MACH_TYPE_FLEA3
32
33/* This is required to setup the ESDC controller */
34
35#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
36#define CONFIG_REVISION_TAG
37#define CONFIG_SETUP_MEMORY_TAGS
38#define CONFIG_INITRD_TAG
39
40/*
41 * Size of malloc() pool
42 */
43#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 1024 * 1024)
44
45/*
46 * Hardware drivers
47 */
48#define CONFIG_HARD_I2C
49#define CONFIG_I2C_MXC
50#define CONFIG_SYS_I2C_BASE I2C1_BASE_ADDR
51#define CONFIG_SYS_I2C_SPEED 100000
52#define CONFIG_MXC_SPI
53#define CONFIG_MXC_GPIO
54
55/* PMIC Controller */
Stefano Babic05a860c2012-12-08 12:02:45 +010056#define CONFIG_POWER
57#define CONFIG_POWER_I2C
58#define CONFIG_POWER_FSL
Stefano Babicd81b27a2012-10-10 21:11:46 +000059#define CONFIG_PMIC_FSL_MC13892
Stefano Babicd81b27a2012-10-10 21:11:46 +000060#define CONFIG_SYS_FSL_PMIC_I2C_ADDR 0x8
61#define CONFIG_RTC_MC13XXX
62
63
64/* mmc driver */
65#define CONFIG_MMC
66#define CONFIG_GENERIC_MMC
67#define CONFIG_FSL_ESDHC
68#define CONFIG_SYS_FSL_ESDHC_ADDR 0
69#define CONFIG_SYS_FSL_ESDHC_NUM 1
70
71/*
72 * UART (console)
73 */
74#define CONFIG_MXC_UART
75#define CONFIG_MXC_UART_BASE UART1_BASE
76
77/* allow to overwrite serial and ethaddr */
78#define CONFIG_ENV_OVERWRITE
79#define CONFIG_CONS_INDEX 1
80#define CONFIG_BAUDRATE 115200
81
82/*
83 * Command definition
84 */
85
86#include <config_cmd_default.h>
87
88#define CONFIG_CMD_PING
89#define CONFIG_CMD_DATE
90#define CONFIG_CMD_DHCP
91#define CONFIG_BOOTP_SUBNETMASK
92#define CONFIG_BOOTP_GATEWAY
93#define CONFIG_BOOTP_DNS
94
95#define CONFIG_CMD_NAND
96#define CONFIG_CMD_CACHE
97
98#define CONFIG_CMD_I2C
99#define CONFIG_CMD_SPI
100#define CONFIG_CMD_MII
101#define CONFIG_CMD_NET
102
103#define CONFIG_CMD_MMC
104#define CONFIG_DOS_PARTITION
105#define CONFIG_EFI_PARTITION
106#define CONFIG_CMD_EXT2
107#define CONFIG_CMD_FAT
108
109#define CONFIG_CMD_GPIO
110#define CONFIG_MXC_GPIO
111
112#define CONFIG_NET_RETRY_COUNT 100
113
114#define CONFIG_BOOTDELAY 3
115
116#define CONFIG_LOADADDR 0x80800000 /* loadaddr env var */
117
118
119/*
120 * Ethernet on SOC (FEC)
121 */
122#define CONFIG_FEC_MXC
123#define IMX_FEC_BASE FEC_BASE_ADDR
124#define CONFIG_PHYLIB
125#define CONFIG_PHY_MICREL
126#define CONFIG_FEC_MXC_PHYADDR 0x1
127
128#define CONFIG_MII
129#define CONFIG_DISCOVER_PHY
130
131#define CONFIG_ARP_TIMEOUT 200UL
132
133/*
134 * Miscellaneous configurable options
135 */
136#define CONFIG_SYS_LONGHELP /* undef to save memory */
137#define CONFIG_SYS_PROMPT "woodburn U-Boot > "
138#define CONFIG_CMDLINE_EDITING
139#define CONFIG_SYS_HUSH_PARSER /* Use the HUSH parser */
140
141#define CONFIG_AUTO_COMPLETE
142#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
143/* Print Buffer Size */
144#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
145#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
146#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
147
148#define CONFIG_SYS_MEMTEST_START 0 /* memtest works on */
149#define CONFIG_SYS_MEMTEST_END 0x10000
150
151#undef CONFIG_SYS_CLKS_IN_HZ /* everything, incl board info, in Hz */
152
153#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
154
155#define CONFIG_SYS_HZ 1000
156
157
158/*
159 * Stack sizes
160 *
161 * The stack sizes are set up in start.S using the settings below
162 */
163#define CONFIG_STACKSIZE (128 * 1024) /* regular stack */
164
165/*
166 * Physical Memory Map
167 */
168#define CONFIG_NR_DRAM_BANKS 1
169#define PHYS_SDRAM_1 CSD0_BASE_ADDR
170#define PHYS_SDRAM_1_SIZE (256 * 1024 * 1024)
171
172#define CONFIG_SYS_SDRAM_BASE CSD0_BASE_ADDR
173
174#define CONFIG_SYS_GBL_DATA_OFFSET (LOW_LEVEL_SRAM_STACK - \
175 IRAM_BASE_ADDR - \
176 GENERATED_GBL_DATA_SIZE)
177#define CONFIG_SYS_INIT_SP_ADDR (IRAM_BASE_ADDR + \
178 CONFIG_SYS_GBL_DATA_OFFSET)
179
180/*
181 * MTD Command for mtdparts
182 */
183#define CONFIG_CMD_MTDPARTS
184#define CONFIG_MTD_DEVICE
185#define CONFIG_FLASH_CFI_MTD
186#define CONFIG_MTD_PARTITIONS
187#define MTDIDS_DEFAULT "nand0=mxc_nand,nor0=physmap-flash.0"
188#define MTDPARTS_DEFAULT "mtdparts=mxc_nand:50m(root1)," \
189 "32m(rootfb)," \
190 "64m(pcache)," \
191 "64m(app1)," \
192 "10m(app2),-(spool);" \
193 "physmap-flash.0:512k(u-boot),64k(env1)," \
194 "64k(env2),3776k(kernel1),3776k(kernel2)"
195
196/*
197 * FLASH and environment organization
198 */
199#define CONFIG_SYS_FLASH_BASE CS0_BASE_ADDR
200#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
201#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
202/* Monitor at beginning of flash */
203#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
204#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
205
206#define CONFIG_ENV_SECT_SIZE (128 * 1024)
207#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
208
209/* Address and size of Redundant Environment Sector */
210#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
211#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
212
213#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + \
214 CONFIG_SYS_MONITOR_LEN)
215
216#define CONFIG_ENV_IS_IN_FLASH
217
218/*
219 * CFI FLASH driver setup
220 */
221#define CONFIG_SYS_FLASH_CFI /* Flash memory is CFI compliant */
222#define CONFIG_FLASH_CFI_DRIVER
223
224/* A non-standard buffered write algorithm */
225#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* faster */
226#define CONFIG_SYS_FLASH_PROTECTION /* Use hardware sector protection */
227
228/*
229 * NAND FLASH driver setup
230 */
231#define CONFIG_NAND_MXC
232#define CONFIG_NAND_MXC_V1_1
233#define CONFIG_MXC_NAND_REGS_BASE (NFC_BASE_ADDR)
234#define CONFIG_SYS_MAX_NAND_DEVICE 1
235#define CONFIG_SYS_NAND_BASE (NFC_BASE_ADDR)
236#define CONFIG_MXC_NAND_HWECC
237#define CONFIG_SYS_NAND_LARGEPAGE
238
239#if 0
240#define CONFIG_MTD_DEBUG
241#define CONFIG_MTD_DEBUG_VERBOSE 7
242#endif
243#define CONFIG_SYS_NAND_ONFI_DETECTION
244
245/*
246 * Default environment and default scripts
247 * to update uboot and load kernel
248 */
249#define xstr(s) str(s)
250#define str(s) #s
251
252#define CONFIG_HOSTNAME woodburn
253#define CONFIG_EXTRA_ENV_SETTINGS \
254 "netdev=eth0\0" \
255 "nfsargs=setenv bootargs root=/dev/nfs rw " \
256 "nfsroot=${serverip}:${rootpath}\0" \
257 "ramargs=setenv bootargs root=/dev/ram rw\0" \
258 "addip_sta=setenv bootargs ${bootargs} " \
259 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
260 ":${hostname}:${netdev}:off panic=1\0" \
261 "addip_dyn=setenv bootargs ${bootargs} ip=dhcp\0" \
262 "addip=if test -n ${ipdyn};then run addip_dyn;" \
263 "else run addip_sta;fi\0" \
264 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
265 "addtty=setenv bootargs ${bootargs}" \
266 " console=ttymxc0,${baudrate}\0" \
267 "addmisc=setenv bootargs ${bootargs} ${misc}\0" \
268 "loadaddr=80800000\0" \
269 "kernel_addr_r=80800000\0" \
270 "hostname=" xstr(CONFIG_HOSTNAME) "\0" \
271 "bootfile=" xstr(CONFIG_HOSTNAME) "/uImage\0" \
272 "ramdisk_file=" xstr(CONFIG_HOSTNAME) "/uRamdisk\0" \
273 "flash_self=run ramargs addip addtty addmtd addmisc;" \
274 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
275 "flash_nfs=run nfsargs addip addtty addmtd addmisc;" \
276 "bootm ${kernel_addr}\0" \
277 "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
278 "run nfsargs addip addtty addmtd addmisc;" \
279 "bootm ${kernel_addr_r}\0" \
280 "net_self_load=tftp ${kernel_addr_r} ${bootfile};" \
281 "tftp ${ramdisk_addr_r} ${ramdisk_file};\0" \
282 "net_self=if run net_self_load;then " \
283 "run ramargs addip addtty addmtd addmisc;" \
284 "bootm ${kernel_addr_r} ${ramdisk_addr_r};" \
285 "else echo Images not loades;fi\0" \
286 "u-boot=" xstr(CONFIG_HOSTNAME) "/u-boot.bin\0" \
287 "load=tftp ${loadaddr} ${u-boot}\0" \
288 "uboot_addr=" xstr(CONFIG_SYS_MONITOR_BASE) "\0" \
289 "update=protect off ${uboot_addr} +80000;" \
290 "erase ${uboot_addr} +80000;" \
291 "cp.b ${loadaddr} ${uboot_addr} ${filesize}\0" \
292 "upd=if run load;then echo Updating u-boot;if run update;" \
293 "then echo U-Boot updated;" \
294 "else echo Error updating u-boot !;" \
295 "echo Board without bootloader !!;" \
296 "fi;" \
297 "else echo U-Boot not downloaded..exiting;fi\0" \
298 "bootcmd=run net_nfs\0"
299
300#endif /* __CONFIG_H */