Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 3a76ab5c166d5956885f803ce975e7151cc0ca0e / . / include / asm-blackfin / mach-bf548 / ADSP-EDN-BF549-extended_def.h
blob: 6163eb276f1a8a939b3ea57c1ebd0ed3964c7eec [file] [log] [blame]
Mike Frysingerd4d77302008-02-04 19:26:55 -0500[diff] [blame]1/* DO NOT EDIT THIS FILE
2 * Automatically generated by generate-def-headers.xsl
3 * DO NOT EDIT THIS FILE
4 */
5
6#ifndef __BFIN_DEF_ADSP_EDN_BF549_extended__
7#define __BFIN_DEF_ADSP_EDN_BF549_extended__
8
9#define SIC_IMASK0 0xFFC0010C /* System Interrupt Mask Register 0 */
10#define SIC_IMASK1 0xFFC00110 /* System Interrupt Mask Register 1 */
11#define SIC_IMASK2 0xFFC00114 /* System Interrupt Mask Register 2 */
12#define SIC_ISR0 0xFFC00118 /* System Interrupt Status Register 0 */
13#define SIC_ISR1 0xFFC0011C /* System Interrupt Status Register 1 */
14#define SIC_ISR2 0xFFC00120 /* System Interrupt Status Register 2 */
15#define SIC_IWR0 0xFFC00124 /* System Interrupt Wakeup Register 0 */
16#define SIC_IWR1 0xFFC00128 /* System Interrupt Wakeup Register 1 */
17#define SIC_IWR2 0xFFC0012C /* System Interrupt Wakeup Register 2 */
18#define SIC_IAR0 0xFFC00130 /* System Interrupt Assignment Register 0 */
19#define SIC_IAR1 0xFFC00134 /* System Interrupt Assignment Register 1 */
20#define SIC_IAR2 0xFFC00138 /* System Interrupt Assignment Register 2 */
21#define SIC_IAR3 0xFFC0013C /* System Interrupt Assignment Register 3 */
22#define SIC_IAR4 0xFFC00140 /* System Interrupt Assignment Register 4 */
23#define SIC_IAR5 0xFFC00144 /* System Interrupt Assignment Register 5 */
24#define SIC_IAR6 0xFFC00148 /* System Interrupt Assignment Register 6 */
25#define SIC_IAR7 0xFFC0014C /* System Interrupt Assignment Register 7 */
26#define SIC_IAR8 0xFFC00150 /* System Interrupt Assignment Register 8 */
27#define SIC_IAR9 0xFFC00154 /* System Interrupt Assignment Register 9 */
28#define SIC_IAR10 0xFFC00158 /* System Interrupt Assignment Register 10 */
29#define SIC_IAR11 0xFFC0015C /* System Interrupt Assignment Register 11 */
30#define DMAC0_TCPER 0xFFC00B0C /* DMA Controller 0 Traffic Control Periods Register */
31#define DMAC0_TCCNT 0xFFC00B10 /* DMA Controller 0 Current Counts Register */
32#define DMAC1_TCPER 0xFFC01B0C /* DMA Controller 1 Traffic Control Periods Register */
33#define DMAC1_TCCNT 0xFFC01B10 /* DMA Controller 1 Current Counts Register */
34#define DMAC1_PERIMUX 0xFFC04340 /* DMA Controller 1 Peripheral Multiplexer Register */
35#define DMA0_NEXT_DESC_PTR 0xFFC00C00 /* DMA Channel 0 Next Descriptor Pointer Register */
36#define DMA0_START_ADDR 0xFFC00C04 /* DMA Channel 0 Start Address Register */
37#define DMA0_CONFIG 0xFFC00C08 /* DMA Channel 0 Configuration Register */
38#define DMA0_X_COUNT 0xFFC00C10 /* DMA Channel 0 X Count Register */
39#define DMA0_X_MODIFY 0xFFC00C14 /* DMA Channel 0 X Modify Register */
40#define DMA0_Y_COUNT 0xFFC00C18 /* DMA Channel 0 Y Count Register */
41#define DMA0_Y_MODIFY 0xFFC00C1C /* DMA Channel 0 Y Modify Register */
42#define DMA0_CURR_DESC_PTR 0xFFC00C20 /* DMA Channel 0 Current Descriptor Pointer Register */
43#define DMA0_CURR_ADDR 0xFFC00C24 /* DMA Channel 0 Current Address Register */
44#define DMA0_IRQ_STATUS 0xFFC00C28 /* DMA Channel 0 Interrupt/Status Register */
45#define DMA0_PERIPHERAL_MAP 0xFFC00C2C /* DMA Channel 0 Peripheral Map Register */
46#define DMA0_CURR_X_COUNT 0xFFC00C30 /* DMA Channel 0 Current X Count Register */
47#define DMA0_CURR_Y_COUNT 0xFFC00C38 /* DMA Channel 0 Current Y Count Register */
48#define DMA1_NEXT_DESC_PTR 0xFFC00C40 /* DMA Channel 1 Next Descriptor Pointer Register */
49#define DMA1_START_ADDR 0xFFC00C44 /* DMA Channel 1 Start Address Register */
50#define DMA1_CONFIG 0xFFC00C48 /* DMA Channel 1 Configuration Register */
51#define DMA1_X_COUNT 0xFFC00C50 /* DMA Channel 1 X Count Register */
52#define DMA1_X_MODIFY 0xFFC00C54 /* DMA Channel 1 X Modify Register */
53#define DMA1_Y_COUNT 0xFFC00C58 /* DMA Channel 1 Y Count Register */
54#define DMA1_Y_MODIFY 0xFFC00C5C /* DMA Channel 1 Y Modify Register */
55#define DMA1_CURR_DESC_PTR 0xFFC00C60 /* DMA Channel 1 Current Descriptor Pointer Register */
56#define DMA1_CURR_ADDR 0xFFC00C64 /* DMA Channel 1 Current Address Register */
57#define DMA1_IRQ_STATUS 0xFFC00C68 /* DMA Channel 1 Interrupt/Status Register */
58#define DMA1_PERIPHERAL_MAP 0xFFC00C6C /* DMA Channel 1 Peripheral Map Register */
59#define DMA1_CURR_X_COUNT 0xFFC00C70 /* DMA Channel 1 Current X Count Register */
60#define DMA1_CURR_Y_COUNT 0xFFC00C78 /* DMA Channel 1 Current Y Count Register */
61#define DMA2_NEXT_DESC_PTR 0xFFC00C80 /* DMA Channel 2 Next Descriptor Pointer Register */
62#define DMA2_START_ADDR 0xFFC00C84 /* DMA Channel 2 Start Address Register */
63#define DMA2_CONFIG 0xFFC00C88 /* DMA Channel 2 Configuration Register */
64#define DMA2_X_COUNT 0xFFC00C90 /* DMA Channel 2 X Count Register */
65#define DMA2_X_MODIFY 0xFFC00C94 /* DMA Channel 2 X Modify Register */
66#define DMA2_Y_COUNT 0xFFC00C98 /* DMA Channel 2 Y Count Register */
67#define DMA2_Y_MODIFY 0xFFC00C9C /* DMA Channel 2 Y Modify Register */
68#define DMA2_CURR_DESC_PTR 0xFFC00CA0 /* DMA Channel 2 Current Descriptor Pointer Register */
69#define DMA2_CURR_ADDR 0xFFC00CA4 /* DMA Channel 2 Current Address Register */
70#define DMA2_IRQ_STATUS 0xFFC00CA8 /* DMA Channel 2 Interrupt/Status Register */
71#define DMA2_PERIPHERAL_MAP 0xFFC00CAC /* DMA Channel 2 Peripheral Map Register */
72#define DMA2_CURR_X_COUNT 0xFFC00CB0 /* DMA Channel 2 Current X Count Register */
73#define DMA2_CURR_Y_COUNT 0xFFC00CB8 /* DMA Channel 2 Current Y Count Register */
74#define DMA3_NEXT_DESC_PTR 0xFFC00CC0 /* DMA Channel 3 Next Descriptor Pointer Register */
75#define DMA3_START_ADDR 0xFFC00CC4 /* DMA Channel 3 Start Address Register */
76#define DMA3_CONFIG 0xFFC00CC8 /* DMA Channel 3 Configuration Register */
77#define DMA3_X_COUNT 0xFFC00CD0 /* DMA Channel 3 X Count Register */
78#define DMA3_X_MODIFY 0xFFC00CD4 /* DMA Channel 3 X Modify Register */
79#define DMA3_Y_COUNT 0xFFC00CD8 /* DMA Channel 3 Y Count Register */
80#define DMA3_Y_MODIFY 0xFFC00CDC /* DMA Channel 3 Y Modify Register */
81#define DMA3_CURR_DESC_PTR 0xFFC00CE0 /* DMA Channel 3 Current Descriptor Pointer Register */
82#define DMA3_CURR_ADDR 0xFFC00CE4 /* DMA Channel 3 Current Address Register */
83#define DMA3_IRQ_STATUS 0xFFC00CE8 /* DMA Channel 3 Interrupt/Status Register */
84#define DMA3_PERIPHERAL_MAP 0xFFC00CEC /* DMA Channel 3 Peripheral Map Register */
85#define DMA3_CURR_X_COUNT 0xFFC00CF0 /* DMA Channel 3 Current X Count Register */
86#define DMA3_CURR_Y_COUNT 0xFFC00CF8 /* DMA Channel 3 Current Y Count Register */
87#define DMA4_NEXT_DESC_PTR 0xFFC00D00 /* DMA Channel 4 Next Descriptor Pointer Register */
88#define DMA4_START_ADDR 0xFFC00D04 /* DMA Channel 4 Start Address Register */
89#define DMA4_CONFIG 0xFFC00D08 /* DMA Channel 4 Configuration Register */
90#define DMA4_X_COUNT 0xFFC00D10 /* DMA Channel 4 X Count Register */
91#define DMA4_X_MODIFY 0xFFC00D14 /* DMA Channel 4 X Modify Register */
92#define DMA4_Y_COUNT 0xFFC00D18 /* DMA Channel 4 Y Count Register */
93#define DMA4_Y_MODIFY 0xFFC00D1C /* DMA Channel 4 Y Modify Register */
94#define DMA4_CURR_DESC_PTR 0xFFC00D20 /* DMA Channel 4 Current Descriptor Pointer Register */
95#define DMA4_CURR_ADDR 0xFFC00D24 /* DMA Channel 4 Current Address Register */
96#define DMA4_IRQ_STATUS 0xFFC00D28 /* DMA Channel 4 Interrupt/Status Register */
97#define DMA4_PERIPHERAL_MAP 0xFFC00D2C /* DMA Channel 4 Peripheral Map Register */
98#define DMA4_CURR_X_COUNT 0xFFC00D30 /* DMA Channel 4 Current X Count Register */
99#define DMA4_CURR_Y_COUNT 0xFFC00D38 /* DMA Channel 4 Current Y Count Register */
100#define DMA5_NEXT_DESC_PTR 0xFFC00D40 /* DMA Channel 5 Next Descriptor Pointer Register */
101#define DMA5_START_ADDR 0xFFC00D44 /* DMA Channel 5 Start Address Register */
102#define DMA5_CONFIG 0xFFC00D48 /* DMA Channel 5 Configuration Register */
103#define DMA5_X_COUNT 0xFFC00D50 /* DMA Channel 5 X Count Register */
104#define DMA5_X_MODIFY 0xFFC00D54 /* DMA Channel 5 X Modify Register */
105#define DMA5_Y_COUNT 0xFFC00D58 /* DMA Channel 5 Y Count Register */
106#define DMA5_Y_MODIFY 0xFFC00D5C /* DMA Channel 5 Y Modify Register */
107#define DMA5_CURR_DESC_PTR 0xFFC00D60 /* DMA Channel 5 Current Descriptor Pointer Register */
108#define DMA5_CURR_ADDR 0xFFC00D64 /* DMA Channel 5 Current Address Register */
109#define DMA5_IRQ_STATUS 0xFFC00D68 /* DMA Channel 5 Interrupt/Status Register */
110#define DMA5_PERIPHERAL_MAP 0xFFC00D6C /* DMA Channel 5 Peripheral Map Register */
111#define DMA5_CURR_X_COUNT 0xFFC00D70 /* DMA Channel 5 Current X Count Register */
112#define DMA5_CURR_Y_COUNT 0xFFC00D78 /* DMA Channel 5 Current Y Count Register */
113#define DMA6_NEXT_DESC_PTR 0xFFC00D80 /* DMA Channel 6 Next Descriptor Pointer Register */
114#define DMA6_START_ADDR 0xFFC00D84 /* DMA Channel 6 Start Address Register */
115#define DMA6_CONFIG 0xFFC00D88 /* DMA Channel 6 Configuration Register */
116#define DMA6_X_COUNT 0xFFC00D90 /* DMA Channel 6 X Count Register */
117#define DMA6_X_MODIFY 0xFFC00D94 /* DMA Channel 6 X Modify Register */
118#define DMA6_Y_COUNT 0xFFC00D98 /* DMA Channel 6 Y Count Register */
119#define DMA6_Y_MODIFY 0xFFC00D9C /* DMA Channel 6 Y Modify Register */
120#define DMA6_CURR_DESC_PTR 0xFFC00DA0 /* DMA Channel 6 Current Descriptor Pointer Register */
121#define DMA6_CURR_ADDR 0xFFC00DA4 /* DMA Channel 6 Current Address Register */
122#define DMA6_IRQ_STATUS 0xFFC00DA8 /* DMA Channel 6 Interrupt/Status Register */
123#define DMA6_PERIPHERAL_MAP 0xFFC00DAC /* DMA Channel 6 Peripheral Map Register */
124#define DMA6_CURR_X_COUNT 0xFFC00DB0 /* DMA Channel 6 Current X Count Register */
125#define DMA6_CURR_Y_COUNT 0xFFC00DB8 /* DMA Channel 6 Current Y Count Register */
126#define DMA7_NEXT_DESC_PTR 0xFFC00DC0 /* DMA Channel 7 Next Descriptor Pointer Register */
127#define DMA7_START_ADDR 0xFFC00DC4 /* DMA Channel 7 Start Address Register */
128#define DMA7_CONFIG 0xFFC00DC8 /* DMA Channel 7 Configuration Register */
129#define DMA7_X_COUNT 0xFFC00DD0 /* DMA Channel 7 X Count Register */
130#define DMA7_X_MODIFY 0xFFC00DD4 /* DMA Channel 7 X Modify Register */
131#define DMA7_Y_COUNT 0xFFC00DD8 /* DMA Channel 7 Y Count Register */
132#define DMA7_Y_MODIFY 0xFFC00DDC /* DMA Channel 7 Y Modify Register */
133#define DMA7_CURR_DESC_PTR 0xFFC00DE0 /* DMA Channel 7 Current Descriptor Pointer Register */
134#define DMA7_CURR_ADDR 0xFFC00DE4 /* DMA Channel 7 Current Address Register */
135#define DMA7_IRQ_STATUS 0xFFC00DE8 /* DMA Channel 7 Interrupt/Status Register */
136#define DMA7_PERIPHERAL_MAP 0xFFC00DEC /* DMA Channel 7 Peripheral Map Register */
137#define DMA7_CURR_X_COUNT 0xFFC00DF0 /* DMA Channel 7 Current X Count Register */
138#define DMA7_CURR_Y_COUNT 0xFFC00DF8 /* DMA Channel 7 Current Y Count Register */
139#define DMA8_NEXT_DESC_PTR 0xFFC00E00 /* DMA Channel 8 Next Descriptor Pointer Register */
140#define DMA8_START_ADDR 0xFFC00E04 /* DMA Channel 8 Start Address Register */
141#define DMA8_CONFIG 0xFFC00E08 /* DMA Channel 8 Configuration Register */
142#define DMA8_X_COUNT 0xFFC00E10 /* DMA Channel 8 X Count Register */
143#define DMA8_X_MODIFY 0xFFC00E14 /* DMA Channel 8 X Modify Register */
144#define DMA8_Y_COUNT 0xFFC00E18 /* DMA Channel 8 Y Count Register */
145#define DMA8_Y_MODIFY 0xFFC00E1C /* DMA Channel 8 Y Modify Register */
146#define DMA8_CURR_DESC_PTR 0xFFC00E20 /* DMA Channel 8 Current Descriptor Pointer Register */
147#define DMA8_CURR_ADDR 0xFFC00E24 /* DMA Channel 8 Current Address Register */
148#define DMA8_IRQ_STATUS 0xFFC00E28 /* DMA Channel 8 Interrupt/Status Register */
149#define DMA8_PERIPHERAL_MAP 0xFFC00E2C /* DMA Channel 8 Peripheral Map Register */
150#define DMA8_CURR_X_COUNT 0xFFC00E30 /* DMA Channel 8 Current X Count Register */
151#define DMA8_CURR_Y_COUNT 0xFFC00E38 /* DMA Channel 8 Current Y Count Register */
152#define DMA9_NEXT_DESC_PTR 0xFFC00E40 /* DMA Channel 9 Next Descriptor Pointer Register */
153#define DMA9_START_ADDR 0xFFC00E44 /* DMA Channel 9 Start Address Register */
154#define DMA9_CONFIG 0xFFC00E48 /* DMA Channel 9 Configuration Register */
155#define DMA9_X_COUNT 0xFFC00E50 /* DMA Channel 9 X Count Register */
156#define DMA9_X_MODIFY 0xFFC00E54 /* DMA Channel 9 X Modify Register */
157#define DMA9_Y_COUNT 0xFFC00E58 /* DMA Channel 9 Y Count Register */
158#define DMA9_Y_MODIFY 0xFFC00E5C /* DMA Channel 9 Y Modify Register */
159#define DMA9_CURR_DESC_PTR 0xFFC00E60 /* DMA Channel 9 Current Descriptor Pointer Register */
160#define DMA9_CURR_ADDR 0xFFC00E64 /* DMA Channel 9 Current Address Register */
161#define DMA9_IRQ_STATUS 0xFFC00E68 /* DMA Channel 9 Interrupt/Status Register */
162#define DMA9_PERIPHERAL_MAP 0xFFC00E6C /* DMA Channel 9 Peripheral Map Register */
163#define DMA9_CURR_X_COUNT 0xFFC00E70 /* DMA Channel 9 Current X Count Register */
164#define DMA9_CURR_Y_COUNT 0xFFC00E78 /* DMA Channel 9 Current Y Count Register */
165#define DMA10_NEXT_DESC_PTR 0xFFC00E80 /* DMA Channel 10 Next Descriptor Pointer Register */
166#define DMA10_START_ADDR 0xFFC00E84 /* DMA Channel 10 Start Address Register */
167#define DMA10_CONFIG 0xFFC00E88 /* DMA Channel 10 Configuration Register */
168#define DMA10_X_COUNT 0xFFC00E90 /* DMA Channel 10 X Count Register */
169#define DMA10_X_MODIFY 0xFFC00E94 /* DMA Channel 10 X Modify Register */
170#define DMA10_Y_COUNT 0xFFC00E98 /* DMA Channel 10 Y Count Register */
171#define DMA10_Y_MODIFY 0xFFC00E9C /* DMA Channel 10 Y Modify Register */
172#define DMA10_CURR_DESC_PTR 0xFFC00EA0 /* DMA Channel 10 Current Descriptor Pointer Register */
173#define DMA10_CURR_ADDR 0xFFC00EA4 /* DMA Channel 10 Current Address Register */
174#define DMA10_IRQ_STATUS 0xFFC00EA8 /* DMA Channel 10 Interrupt/Status Register */
175#define DMA10_PERIPHERAL_MAP 0xFFC00EAC /* DMA Channel 10 Peripheral Map Register */
176#define DMA10_CURR_X_COUNT 0xFFC00EB0 /* DMA Channel 10 Current X Count Register */
177#define DMA10_CURR_Y_COUNT 0xFFC00EB8 /* DMA Channel 10 Current Y Count Register */
178#define DMA11_NEXT_DESC_PTR 0xFFC00EC0 /* DMA Channel 11 Next Descriptor Pointer Register */
179#define DMA11_START_ADDR 0xFFC00EC4 /* DMA Channel 11 Start Address Register */
180#define DMA11_CONFIG 0xFFC00EC8 /* DMA Channel 11 Configuration Register */
181#define DMA11_X_COUNT 0xFFC00ED0 /* DMA Channel 11 X Count Register */
182#define DMA11_X_MODIFY 0xFFC00ED4 /* DMA Channel 11 X Modify Register */
183#define DMA11_Y_COUNT 0xFFC00ED8 /* DMA Channel 11 Y Count Register */
184#define DMA11_Y_MODIFY 0xFFC00EDC /* DMA Channel 11 Y Modify Register */
185#define DMA11_CURR_DESC_PTR 0xFFC00EE0 /* DMA Channel 11 Current Descriptor Pointer Register */
186#define DMA11_CURR_ADDR 0xFFC00EE4 /* DMA Channel 11 Current Address Register */
187#define DMA11_IRQ_STATUS 0xFFC00EE8 /* DMA Channel 11 Interrupt/Status Register */
188#define DMA11_PERIPHERAL_MAP 0xFFC00EEC /* DMA Channel 11 Peripheral Map Register */
189#define DMA11_CURR_X_COUNT 0xFFC00EF0 /* DMA Channel 11 Current X Count Register */
190#define DMA11_CURR_Y_COUNT 0xFFC00EF8 /* DMA Channel 11 Current Y Count Register */
191#define DMA12_NEXT_DESC_PTR 0xFFC01C00 /* DMA Channel 12 Next Descriptor Pointer Register */
192#define DMA12_START_ADDR 0xFFC01C04 /* DMA Channel 12 Start Address Register */
193#define DMA12_CONFIG 0xFFC01C08 /* DMA Channel 12 Configuration Register */
194#define DMA12_X_COUNT 0xFFC01C10 /* DMA Channel 12 X Count Register */
195#define DMA12_X_MODIFY 0xFFC01C14 /* DMA Channel 12 X Modify Register */
196#define DMA12_Y_COUNT 0xFFC01C18 /* DMA Channel 12 Y Count Register */
197#define DMA12_Y_MODIFY 0xFFC01C1C /* DMA Channel 12 Y Modify Register */
198#define DMA12_CURR_DESC_PTR 0xFFC01C20 /* DMA Channel 12 Current Descriptor Pointer Register */
199#define DMA12_CURR_ADDR 0xFFC01C24 /* DMA Channel 12 Current Address Register */
200#define DMA12_IRQ_STATUS 0xFFC01C28 /* DMA Channel 12 Interrupt/Status Register */
201#define DMA12_PERIPHERAL_MAP 0xFFC01C2C /* DMA Channel 12 Peripheral Map Register */
202#define DMA12_CURR_X_COUNT 0xFFC01C30 /* DMA Channel 12 Current X Count Register */
203#define DMA12_CURR_Y_COUNT 0xFFC01C38 /* DMA Channel 12 Current Y Count Register */
204#define DMA13_NEXT_DESC_PTR 0xFFC01C40 /* DMA Channel 13 Next Descriptor Pointer Register */
205#define DMA13_START_ADDR 0xFFC01C44 /* DMA Channel 13 Start Address Register */
206#define DMA13_CONFIG 0xFFC01C48 /* DMA Channel 13 Configuration Register */
207#define DMA13_X_COUNT 0xFFC01C50 /* DMA Channel 13 X Count Register */
208#define DMA13_X_MODIFY 0xFFC01C54 /* DMA Channel 13 X Modify Register */
209#define DMA13_Y_COUNT 0xFFC01C58 /* DMA Channel 13 Y Count Register */
210#define DMA13_Y_MODIFY 0xFFC01C5C /* DMA Channel 13 Y Modify Register */
211#define DMA13_CURR_DESC_PTR 0xFFC01C60 /* DMA Channel 13 Current Descriptor Pointer Register */
212#define DMA13_CURR_ADDR 0xFFC01C64 /* DMA Channel 13 Current Address Register */
213#define DMA13_IRQ_STATUS 0xFFC01C68 /* DMA Channel 13 Interrupt/Status Register */
214#define DMA13_PERIPHERAL_MAP 0xFFC01C6C /* DMA Channel 13 Peripheral Map Register */
215#define DMA13_CURR_X_COUNT 0xFFC01C70 /* DMA Channel 13 Current X Count Register */
216#define DMA13_CURR_Y_COUNT 0xFFC01C78 /* DMA Channel 13 Current Y Count Register */
217#define DMA14_NEXT_DESC_PTR 0xFFC01C80 /* DMA Channel 14 Next Descriptor Pointer Register */
218#define DMA14_START_ADDR 0xFFC01C84 /* DMA Channel 14 Start Address Register */
219#define DMA14_CONFIG 0xFFC01C88 /* DMA Channel 14 Configuration Register */
220#define DMA14_X_COUNT 0xFFC01C90 /* DMA Channel 14 X Count Register */
221#define DMA14_X_MODIFY 0xFFC01C94 /* DMA Channel 14 X Modify Register */
222#define DMA14_Y_COUNT 0xFFC01C98 /* DMA Channel 14 Y Count Register */
223#define DMA14_Y_MODIFY 0xFFC01C9C /* DMA Channel 14 Y Modify Register */
224#define DMA14_CURR_DESC_PTR 0xFFC01CA0 /* DMA Channel 14 Current Descriptor Pointer Register */
225#define DMA14_CURR_ADDR 0xFFC01CA4 /* DMA Channel 14 Current Address Register */
226#define DMA14_IRQ_STATUS 0xFFC01CA8 /* DMA Channel 14 Interrupt/Status Register */
227#define DMA14_PERIPHERAL_MAP 0xFFC01CAC /* DMA Channel 14 Peripheral Map Register */
228#define DMA14_CURR_X_COUNT 0xFFC01CB0 /* DMA Channel 14 Current X Count Register */
229#define DMA14_CURR_Y_COUNT 0xFFC01CB8 /* DMA Channel 14 Current Y Count Register */
230#define DMA15_NEXT_DESC_PTR 0xFFC01CC0 /* DMA Channel 15 Next Descriptor Pointer Register */
231#define DMA15_START_ADDR 0xFFC01CC4 /* DMA Channel 15 Start Address Register */
232#define DMA15_CONFIG 0xFFC01CC8 /* DMA Channel 15 Configuration Register */
233#define DMA15_X_COUNT 0xFFC01CD0 /* DMA Channel 15 X Count Register */
234#define DMA15_X_MODIFY 0xFFC01CD4 /* DMA Channel 15 X Modify Register */
235#define DMA15_Y_COUNT 0xFFC01CD8 /* DMA Channel 15 Y Count Register */
236#define DMA15_Y_MODIFY 0xFFC01CDC /* DMA Channel 15 Y Modify Register */
237#define DMA15_CURR_DESC_PTR 0xFFC01CE0 /* DMA Channel 15 Current Descriptor Pointer Register */
238#define DMA15_CURR_ADDR 0xFFC01CE4 /* DMA Channel 15 Current Address Register */
239#define DMA15_IRQ_STATUS 0xFFC01CE8 /* DMA Channel 15 Interrupt/Status Register */
240#define DMA15_PERIPHERAL_MAP 0xFFC01CEC /* DMA Channel 15 Peripheral Map Register */
241#define DMA15_CURR_X_COUNT 0xFFC01CF0 /* DMA Channel 15 Current X Count Register */
242#define DMA15_CURR_Y_COUNT 0xFFC01CF8 /* DMA Channel 15 Current Y Count Register */
243#define DMA16_NEXT_DESC_PTR 0xFFC01D00 /* DMA Channel 16 Next Descriptor Pointer Register */
244#define DMA16_START_ADDR 0xFFC01D04 /* DMA Channel 16 Start Address Register */
245#define DMA16_CONFIG 0xFFC01D08 /* DMA Channel 16 Configuration Register */
246#define DMA16_X_COUNT 0xFFC01D10 /* DMA Channel 16 X Count Register */
247#define DMA16_X_MODIFY 0xFFC01D14 /* DMA Channel 16 X Modify Register */
248#define DMA16_Y_COUNT 0xFFC01D18 /* DMA Channel 16 Y Count Register */
249#define DMA16_Y_MODIFY 0xFFC01D1C /* DMA Channel 16 Y Modify Register */
250#define DMA16_CURR_DESC_PTR 0xFFC01D20 /* DMA Channel 16 Current Descriptor Pointer Register */
251#define DMA16_CURR_ADDR 0xFFC01D24 /* DMA Channel 16 Current Address Register */
252#define DMA16_IRQ_STATUS 0xFFC01D28 /* DMA Channel 16 Interrupt/Status Register */
253#define DMA16_PERIPHERAL_MAP 0xFFC01D2C /* DMA Channel 16 Peripheral Map Register */
254#define DMA16_CURR_X_COUNT 0xFFC01D30 /* DMA Channel 16 Current X Count Register */
255#define DMA16_CURR_Y_COUNT 0xFFC01D38 /* DMA Channel 16 Current Y Count Register */
256#define DMA17_NEXT_DESC_PTR 0xFFC01D40 /* DMA Channel 17 Next Descriptor Pointer Register */
257#define DMA17_START_ADDR 0xFFC01D44 /* DMA Channel 17 Start Address Register */
258#define DMA17_CONFIG 0xFFC01D48 /* DMA Channel 17 Configuration Register */
259#define DMA17_X_COUNT 0xFFC01D50 /* DMA Channel 17 X Count Register */
260#define DMA17_X_MODIFY 0xFFC01D54 /* DMA Channel 17 X Modify Register */
261#define DMA17_Y_COUNT 0xFFC01D58 /* DMA Channel 17 Y Count Register */
262#define DMA17_Y_MODIFY 0xFFC01D5C /* DMA Channel 17 Y Modify Register */
263#define DMA17_CURR_DESC_PTR 0xFFC01D60 /* DMA Channel 17 Current Descriptor Pointer Register */
264#define DMA17_CURR_ADDR 0xFFC01D64 /* DMA Channel 17 Current Address Register */
265#define DMA17_IRQ_STATUS 0xFFC01D68 /* DMA Channel 17 Interrupt/Status Register */
266#define DMA17_PERIPHERAL_MAP 0xFFC01D6C /* DMA Channel 17 Peripheral Map Register */
267#define DMA17_CURR_X_COUNT 0xFFC01D70 /* DMA Channel 17 Current X Count Register */
268#define DMA17_CURR_Y_COUNT 0xFFC01D78 /* DMA Channel 17 Current Y Count Register */
269#define DMA18_NEXT_DESC_PTR 0xFFC01D80 /* DMA Channel 18 Next Descriptor Pointer Register */
270#define DMA18_START_ADDR 0xFFC01D84 /* DMA Channel 18 Start Address Register */
271#define DMA18_CONFIG 0xFFC01D88 /* DMA Channel 18 Configuration Register */
272#define DMA18_X_COUNT 0xFFC01D90 /* DMA Channel 18 X Count Register */
273#define DMA18_X_MODIFY 0xFFC01D94 /* DMA Channel 18 X Modify Register */
274#define DMA18_Y_COUNT 0xFFC01D98 /* DMA Channel 18 Y Count Register */
275#define DMA18_Y_MODIFY 0xFFC01D9C /* DMA Channel 18 Y Modify Register */
276#define DMA18_CURR_DESC_PTR 0xFFC01DA0 /* DMA Channel 18 Current Descriptor Pointer Register */
277#define DMA18_CURR_ADDR 0xFFC01DA4 /* DMA Channel 18 Current Address Register */
278#define DMA18_IRQ_STATUS 0xFFC01DA8 /* DMA Channel 18 Interrupt/Status Register */
279#define DMA18_PERIPHERAL_MAP 0xFFC01DAC /* DMA Channel 18 Peripheral Map Register */
280#define DMA18_CURR_X_COUNT 0xFFC01DB0 /* DMA Channel 18 Current X Count Register */
281#define DMA18_CURR_Y_COUNT 0xFFC01DB8 /* DMA Channel 18 Current Y Count Register */
282#define DMA19_NEXT_DESC_PTR 0xFFC01DC0 /* DMA Channel 19 Next Descriptor Pointer Register */
283#define DMA19_START_ADDR 0xFFC01DC4 /* DMA Channel 19 Start Address Register */
284#define DMA19_CONFIG 0xFFC01DC8 /* DMA Channel 19 Configuration Register */
285#define DMA19_X_COUNT 0xFFC01DD0 /* DMA Channel 19 X Count Register */
286#define DMA19_X_MODIFY 0xFFC01DD4 /* DMA Channel 19 X Modify Register */
287#define DMA19_Y_COUNT 0xFFC01DD8 /* DMA Channel 19 Y Count Register */
288#define DMA19_Y_MODIFY 0xFFC01DDC /* DMA Channel 19 Y Modify Register */
289#define DMA19_CURR_DESC_PTR 0xFFC01DE0 /* DMA Channel 19 Current Descriptor Pointer Register */
290#define DMA19_CURR_ADDR 0xFFC01DE4 /* DMA Channel 19 Current Address Register */
291#define DMA19_IRQ_STATUS 0xFFC01DE8 /* DMA Channel 19 Interrupt/Status Register */
292#define DMA19_PERIPHERAL_MAP 0xFFC01DEC /* DMA Channel 19 Peripheral Map Register */
293#define DMA19_CURR_X_COUNT 0xFFC01DF0 /* DMA Channel 19 Current X Count Register */
294#define DMA19_CURR_Y_COUNT 0xFFC01DF8 /* DMA Channel 19 Current Y Count Register */
295#define DMA20_NEXT_DESC_PTR 0xFFC01E00 /* DMA Channel 20 Next Descriptor Pointer Register */
296#define DMA20_START_ADDR 0xFFC01E04 /* DMA Channel 20 Start Address Register */
297#define DMA20_CONFIG 0xFFC01E08 /* DMA Channel 20 Configuration Register */
298#define DMA20_X_COUNT 0xFFC01E10 /* DMA Channel 20 X Count Register */
299#define DMA20_X_MODIFY 0xFFC01E14 /* DMA Channel 20 X Modify Register */
300#define DMA20_Y_COUNT 0xFFC01E18 /* DMA Channel 20 Y Count Register */
301#define DMA20_Y_MODIFY 0xFFC01E1C /* DMA Channel 20 Y Modify Register */
302#define DMA20_CURR_DESC_PTR 0xFFC01E20 /* DMA Channel 20 Current Descriptor Pointer Register */
303#define DMA20_CURR_ADDR 0xFFC01E24 /* DMA Channel 20 Current Address Register */
304#define DMA20_IRQ_STATUS 0xFFC01E28 /* DMA Channel 20 Interrupt/Status Register */
305#define DMA20_PERIPHERAL_MAP 0xFFC01E2C /* DMA Channel 20 Peripheral Map Register */
306#define DMA20_CURR_X_COUNT 0xFFC01E30 /* DMA Channel 20 Current X Count Register */
307#define DMA20_CURR_Y_COUNT 0xFFC01E38 /* DMA Channel 20 Current Y Count Register */
308#define DMA21_NEXT_DESC_PTR 0xFFC01E40 /* DMA Channel 21 Next Descriptor Pointer Register */
309#define DMA21_START_ADDR 0xFFC01E44 /* DMA Channel 21 Start Address Register */
310#define DMA21_CONFIG 0xFFC01E48 /* DMA Channel 21 Configuration Register */
311#define DMA21_X_COUNT 0xFFC01E50 /* DMA Channel 21 X Count Register */
312#define DMA21_X_MODIFY 0xFFC01E54 /* DMA Channel 21 X Modify Register */
313#define DMA21_Y_COUNT 0xFFC01E58 /* DMA Channel 21 Y Count Register */
314#define DMA21_Y_MODIFY 0xFFC01E5C /* DMA Channel 21 Y Modify Register */
315#define DMA21_CURR_DESC_PTR 0xFFC01E60 /* DMA Channel 21 Current Descriptor Pointer Register */
316#define DMA21_CURR_ADDR 0xFFC01E64 /* DMA Channel 21 Current Address Register */
317#define DMA21_IRQ_STATUS 0xFFC01E68 /* DMA Channel 21 Interrupt/Status Register */
318#define DMA21_PERIPHERAL_MAP 0xFFC01E6C /* DMA Channel 21 Peripheral Map Register */
319#define DMA21_CURR_X_COUNT 0xFFC01E70 /* DMA Channel 21 Current X Count Register */
320#define DMA21_CURR_Y_COUNT 0xFFC01E78 /* DMA Channel 21 Current Y Count Register */
321#define DMA22_NEXT_DESC_PTR 0xFFC01E80 /* DMA Channel 22 Next Descriptor Pointer Register */
322#define DMA22_START_ADDR 0xFFC01E84 /* DMA Channel 22 Start Address Register */
323#define DMA22_CONFIG 0xFFC01E88 /* DMA Channel 22 Configuration Register */
324#define DMA22_X_COUNT 0xFFC01E90 /* DMA Channel 22 X Count Register */
325#define DMA22_X_MODIFY 0xFFC01E94 /* DMA Channel 22 X Modify Register */
326#define DMA22_Y_COUNT 0xFFC01E98 /* DMA Channel 22 Y Count Register */
327#define DMA22_Y_MODIFY 0xFFC01E9C /* DMA Channel 22 Y Modify Register */
328#define DMA22_CURR_DESC_PTR 0xFFC01EA0 /* DMA Channel 22 Current Descriptor Pointer Register */
329#define DMA22_CURR_ADDR 0xFFC01EA4 /* DMA Channel 22 Current Address Register */
330#define DMA22_IRQ_STATUS 0xFFC01EA8 /* DMA Channel 22 Interrupt/Status Register */
331#define DMA22_PERIPHERAL_MAP 0xFFC01EAC /* DMA Channel 22 Peripheral Map Register */
332#define DMA22_CURR_X_COUNT 0xFFC01EB0 /* DMA Channel 22 Current X Count Register */
333#define DMA22_CURR_Y_COUNT 0xFFC01EB8 /* DMA Channel 22 Current Y Count Register */
334#define DMA23_NEXT_DESC_PTR 0xFFC01EC0 /* DMA Channel 23 Next Descriptor Pointer Register */
335#define DMA23_START_ADDR 0xFFC01EC4 /* DMA Channel 23 Start Address Register */
336#define DMA23_CONFIG 0xFFC01EC8 /* DMA Channel 23 Configuration Register */
337#define DMA23_X_COUNT 0xFFC01ED0 /* DMA Channel 23 X Count Register */
338#define DMA23_X_MODIFY 0xFFC01ED4 /* DMA Channel 23 X Modify Register */
339#define DMA23_Y_COUNT 0xFFC01ED8 /* DMA Channel 23 Y Count Register */
340#define DMA23_Y_MODIFY 0xFFC01EDC /* DMA Channel 23 Y Modify Register */
341#define DMA23_CURR_DESC_PTR 0xFFC01EE0 /* DMA Channel 23 Current Descriptor Pointer Register */
342#define DMA23_CURR_ADDR 0xFFC01EE4 /* DMA Channel 23 Current Address Register */
343#define DMA23_IRQ_STATUS 0xFFC01EE8 /* DMA Channel 23 Interrupt/Status Register */
344#define DMA23_PERIPHERAL_MAP 0xFFC01EEC /* DMA Channel 23 Peripheral Map Register */
345#define DMA23_CURR_X_COUNT 0xFFC01EF0 /* DMA Channel 23 Current X Count Register */
346#define DMA23_CURR_Y_COUNT 0xFFC01EF8 /* DMA Channel 23 Current Y Count Register */
347#define MDMA_D0_NEXT_DESC_PTR 0xFFC00F00 /* Memory DMA Stream 0 Destination Next Descriptor Pointer Register */
348#define MDMA_D0_START_ADDR 0xFFC00F04 /* Memory DMA Stream 0 Destination Start Address Register */
349#define MDMA_D0_CONFIG 0xFFC00F08 /* Memory DMA Stream 0 Destination Configuration Register */
350#define MDMA_D0_X_COUNT 0xFFC00F10 /* Memory DMA Stream 0 Destination X Count Register */
351#define MDMA_D0_X_MODIFY 0xFFC00F14 /* Memory DMA Stream 0 Destination X Modify Register */
352#define MDMA_D0_Y_COUNT 0xFFC00F18 /* Memory DMA Stream 0 Destination Y Count Register */
353#define MDMA_D0_Y_MODIFY 0xFFC00F1C /* Memory DMA Stream 0 Destination Y Modify Register */
354#define MDMA_D0_CURR_DESC_PTR 0xFFC00F20 /* Memory DMA Stream 0 Destination Current Descriptor Pointer Register */
355#define MDMA_D0_CURR_ADDR 0xFFC00F24 /* Memory DMA Stream 0 Destination Current Address Register */
356#define MDMA_D0_IRQ_STATUS 0xFFC00F28 /* Memory DMA Stream 0 Destination Interrupt/Status Register */
357#define MDMA_D0_PERIPHERAL_MAP 0xFFC00F2C /* Memory DMA Stream 0 Destination Peripheral Map Register */
358#define MDMA_D0_CURR_X_COUNT 0xFFC00F30 /* Memory DMA Stream 0 Destination Current X Count Register */
359#define MDMA_D0_CURR_Y_COUNT 0xFFC00F38 /* Memory DMA Stream 0 Destination Current Y Count Register */
360#define MDMA_S0_NEXT_DESC_PTR 0xFFC00F40 /* Memory DMA Stream 0 Source Next Descriptor Pointer Register */
361#define MDMA_S0_START_ADDR 0xFFC00F44 /* Memory DMA Stream 0 Source Start Address Register */
362#define MDMA_S0_CONFIG 0xFFC00F48 /* Memory DMA Stream 0 Source Configuration Register */
363#define MDMA_S0_X_COUNT 0xFFC00F50 /* Memory DMA Stream 0 Source X Count Register */
364#define MDMA_S0_X_MODIFY 0xFFC00F54 /* Memory DMA Stream 0 Source X Modify Register */
365#define MDMA_S0_Y_COUNT 0xFFC00F58 /* Memory DMA Stream 0 Source Y Count Register */
366#define MDMA_S0_Y_MODIFY 0xFFC00F5C /* Memory DMA Stream 0 Source Y Modify Register */
367#define MDMA_S0_CURR_DESC_PTR 0xFFC00F60 /* Memory DMA Stream 0 Source Current Descriptor Pointer Register */
368#define MDMA_S0_CURR_ADDR 0xFFC00F64 /* Memory DMA Stream 0 Source Current Address Register */
369#define MDMA_S0_IRQ_STATUS 0xFFC00F68 /* Memory DMA Stream 0 Source Interrupt/Status Register */
370#define MDMA_S0_PERIPHERAL_MAP 0xFFC00F6C /* Memory DMA Stream 0 Source Peripheral Map Register */
371#define MDMA_S0_CURR_X_COUNT 0xFFC00F70 /* Memory DMA Stream 0 Source Current X Count Register */
372#define MDMA_S0_CURR_Y_COUNT 0xFFC00F78 /* Memory DMA Stream 0 Source Current Y Count Register */
373#define MDMA_D1_NEXT_DESC_PTR 0xFFC00F80 /* Memory DMA Stream 1 Destination Next Descriptor Pointer Register */
374#define MDMA_D1_START_ADDR 0xFFC00F84 /* Memory DMA Stream 1 Destination Start Address Register */
375#define MDMA_D1_CONFIG 0xFFC00F88 /* Memory DMA Stream 1 Destination Configuration Register */
376#define MDMA_D1_X_COUNT 0xFFC00F90 /* Memory DMA Stream 1 Destination X Count Register */
377#define MDMA_D1_X_MODIFY 0xFFC00F94 /* Memory DMA Stream 1 Destination X Modify Register */
378#define MDMA_D1_Y_COUNT 0xFFC00F98 /* Memory DMA Stream 1 Destination Y Count Register */
379#define MDMA_D1_Y_MODIFY 0xFFC00F9C /* Memory DMA Stream 1 Destination Y Modify Register */
380#define MDMA_D1_CURR_DESC_PTR 0xFFC00FA0 /* Memory DMA Stream 1 Destination Current Descriptor Pointer Register */
381#define MDMA_D1_CURR_ADDR 0xFFC00FA4 /* Memory DMA Stream 1 Destination Current Address Register */
382#define MDMA_D1_IRQ_STATUS 0xFFC00FA8 /* Memory DMA Stream 1 Destination Interrupt/Status Register */
383#define MDMA_D1_PERIPHERAL_MAP 0xFFC00FAC /* Memory DMA Stream 1 Destination Peripheral Map Register */
384#define MDMA_D1_CURR_X_COUNT 0xFFC00FB0 /* Memory DMA Stream 1 Destination Current X Count Register */
385#define MDMA_D1_CURR_Y_COUNT 0xFFC00FB8 /* Memory DMA Stream 1 Destination Current Y Count Register */
386#define MDMA_S1_NEXT_DESC_PTR 0xFFC00FC0 /* Memory DMA Stream 1 Source Next Descriptor Pointer Register */
387#define MDMA_S1_START_ADDR 0xFFC00FC4 /* Memory DMA Stream 1 Source Start Address Register */
388#define MDMA_S1_CONFIG 0xFFC00FC8 /* Memory DMA Stream 1 Source Configuration Register */
389#define MDMA_S1_X_COUNT 0xFFC00FD0 /* Memory DMA Stream 1 Source X Count Register */
390#define MDMA_S1_X_MODIFY 0xFFC00FD4 /* Memory DMA Stream 1 Source X Modify Register */
391#define MDMA_S1_Y_COUNT 0xFFC00FD8 /* Memory DMA Stream 1 Source Y Count Register */
392#define MDMA_S1_Y_MODIFY 0xFFC00FDC /* Memory DMA Stream 1 Source Y Modify Register */
393#define MDMA_S1_CURR_DESC_PTR 0xFFC00FE0 /* Memory DMA Stream 1 Source Current Descriptor Pointer Register */
394#define MDMA_S1_CURR_ADDR 0xFFC00FE4 /* Memory DMA Stream 1 Source Current Address Register */
395#define MDMA_S1_IRQ_STATUS 0xFFC00FE8 /* Memory DMA Stream 1 Source Interrupt/Status Register */
396#define MDMA_S1_PERIPHERAL_MAP 0xFFC00FEC /* Memory DMA Stream 1 Source Peripheral Map Register */
397#define MDMA_S1_CURR_X_COUNT 0xFFC00FF0 /* Memory DMA Stream 1 Source Current X Count Register */
398#define MDMA_S1_CURR_Y_COUNT 0xFFC00FF8 /* Memory DMA Stream 1 Source Current Y Count Register */
399#define MDMA_D2_NEXT_DESC_PTR 0xFFC01F00 /* Memory DMA Stream 2 Destination Next Descriptor Pointer Register */
400#define MDMA_D2_START_ADDR 0xFFC01F04 /* Memory DMA Stream 2 Destination Start Address Register */
401#define MDMA_D2_CONFIG 0xFFC01F08 /* Memory DMA Stream 2 Destination Configuration Register */
402#define MDMA_D2_X_COUNT 0xFFC01F10 /* Memory DMA Stream 2 Destination X Count Register */
403#define MDMA_D2_X_MODIFY 0xFFC01F14 /* Memory DMA Stream 2 Destination X Modify Register */
404#define MDMA_D2_Y_COUNT 0xFFC01F18 /* Memory DMA Stream 2 Destination Y Count Register */
405#define MDMA_D2_Y_MODIFY 0xFFC01F1C /* Memory DMA Stream 2 Destination Y Modify Register */
406#define MDMA_D2_CURR_DESC_PTR 0xFFC01F20 /* Memory DMA Stream 2 Destination Current Descriptor Pointer Register */
407#define MDMA_D2_CURR_ADDR 0xFFC01F24 /* Memory DMA Stream 2 Destination Current Address Register */
408#define MDMA_D2_IRQ_STATUS 0xFFC01F28 /* Memory DMA Stream 2 Destination Interrupt/Status Register */
409#define MDMA_D2_PERIPHERAL_MAP 0xFFC01F2C /* Memory DMA Stream 2 Destination Peripheral Map Register */
410#define MDMA_D2_CURR_X_COUNT 0xFFC01F30 /* Memory DMA Stream 2 Destination Current X Count Register */
411#define MDMA_D2_CURR_Y_COUNT 0xFFC01F38 /* Memory DMA Stream 2 Destination Current Y Count Register */
412#define MDMA_S2_NEXT_DESC_PTR 0xFFC01F40 /* Memory DMA Stream 2 Source Next Descriptor Pointer Register */
413#define MDMA_S2_START_ADDR 0xFFC01F44 /* Memory DMA Stream 2 Source Start Address Register */
414#define MDMA_S2_CONFIG 0xFFC01F48 /* Memory DMA Stream 2 Source Configuration Register */
415#define MDMA_S2_X_COUNT 0xFFC01F50 /* Memory DMA Stream 2 Source X Count Register */
416#define MDMA_S2_X_MODIFY 0xFFC01F54 /* Memory DMA Stream 2 Source X Modify Register */
417#define MDMA_S2_Y_COUNT 0xFFC01F58 /* Memory DMA Stream 2 Source Y Count Register */
418#define MDMA_S2_Y_MODIFY 0xFFC01F5C /* Memory DMA Stream 2 Source Y Modify Register */
419#define MDMA_S2_CURR_DESC_PTR 0xFFC01F60 /* Memory DMA Stream 2 Source Current Descriptor Pointer Register */
420#define MDMA_S2_CURR_ADDR 0xFFC01F64 /* Memory DMA Stream 2 Source Current Address Register */
421#define MDMA_S2_IRQ_STATUS 0xFFC01F68 /* Memory DMA Stream 2 Source Interrupt/Status Register */
422#define MDMA_S2_PERIPHERAL_MAP 0xFFC01F6C /* Memory DMA Stream 2 Source Peripheral Map Register */
423#define MDMA_S2_CURR_X_COUNT 0xFFC01F70 /* Memory DMA Stream 2 Source Current X Count Register */
424#define MDMA_S2_CURR_Y_COUNT 0xFFC01F78 /* Memory DMA Stream 2 Source Current Y Count Register */
425#define MDMA_D3_NEXT_DESC_PTR 0xFFC01F80 /* Memory DMA Stream 3 Destination Next Descriptor Pointer Register */
426#define MDMA_D3_START_ADDR 0xFFC01F84 /* Memory DMA Stream 3 Destination Start Address Register */
427#define MDMA_D3_CONFIG 0xFFC01F88 /* Memory DMA Stream 3 Destination Configuration Register */
428#define MDMA_D3_X_COUNT 0xFFC01F90 /* Memory DMA Stream 3 Destination X Count Register */
429#define MDMA_D3_X_MODIFY 0xFFC01F94 /* Memory DMA Stream 3 Destination X Modify Register */
430#define MDMA_D3_Y_COUNT 0xFFC01F98 /* Memory DMA Stream 3 Destination Y Count Register */
431#define MDMA_D3_Y_MODIFY 0xFFC01F9C /* Memory DMA Stream 3 Destination Y Modify Register */
432#define MDMA_D3_CURR_DESC_PTR 0xFFC01FA0 /* Memory DMA Stream 3 Destination Current Descriptor Pointer Register */
433#define MDMA_D3_CURR_ADDR 0xFFC01FA4 /* Memory DMA Stream 3 Destination Current Address Register */
434#define MDMA_D3_IRQ_STATUS 0xFFC01FA8 /* Memory DMA Stream 3 Destination Interrupt/Status Register */
435#define MDMA_D3_PERIPHERAL_MAP 0xFFC01FAC /* Memory DMA Stream 3 Destination Peripheral Map Register */
436#define MDMA_D3_CURR_X_COUNT 0xFFC01FB0 /* Memory DMA Stream 3 Destination Current X Count Register */
437#define MDMA_D3_CURR_Y_COUNT 0xFFC01FB8 /* Memory DMA Stream 3 Destination Current Y Count Register */
438#define MDMA_S3_NEXT_DESC_PTR 0xFFC01FC0 /* Memory DMA Stream 3 Source Next Descriptor Pointer Register */
439#define MDMA_S3_START_ADDR 0xFFC01FC4 /* Memory DMA Stream 3 Source Start Address Register */
440#define MDMA_S3_CONFIG 0xFFC01FC8 /* Memory DMA Stream 3 Source Configuration Register */
441#define MDMA_S3_X_COUNT 0xFFC01FD0 /* Memory DMA Stream 3 Source X Count Register */
442#define MDMA_S3_X_MODIFY 0xFFC01FD4 /* Memory DMA Stream 3 Source X Modify Register */
443#define MDMA_S3_Y_COUNT 0xFFC01FD8 /* Memory DMA Stream 3 Source Y Count Register */
444#define MDMA_S3_Y_MODIFY 0xFFC01FDC /* Memory DMA Stream 3 Source Y Modify Register */
445#define MDMA_S3_CURR_DESC_PTR 0xFFC01FE0 /* Memory DMA Stream 3 Source Current Descriptor Pointer Register */
446#define MDMA_S3_CURR_ADDR 0xFFC01FE4 /* Memory DMA Stream 3 Source Current Address Register */
447#define MDMA_S3_IRQ_STATUS 0xFFC01FE8 /* Memory DMA Stream 3 Source Interrupt/Status Register */
448#define MDMA_S3_PERIPHERAL_MAP 0xFFC01FEC /* Memory DMA Stream 3 Source Peripheral Map Register */
449#define MDMA_S3_CURR_X_COUNT 0xFFC01FF0 /* Memory DMA Stream 3 Source Current X Count Register */
450#define MDMA_S3_CURR_Y_COUNT 0xFFC01FF8 /* Memory DMA Stream 3 Source Current Y Count Register */
451#define HMDMA0_CONTROL 0xFFC04500 /* Handshake MDMA0 Control Register */
452#define HMDMA0_ECINIT 0xFFC04504 /* Handshake MDMA0 Initial Edge Count Register */
453#define HMDMA0_BCINIT 0xFFC04508 /* Handshake MDMA0 Initial Block Count Register */
454#define HMDMA0_ECOUNT 0xFFC04514 /* Handshake MDMA0 Current Edge Count Register */
455#define HMDMA0_BCOUNT 0xFFC04518 /* Handshake MDMA0 Current Block Count Register */
456#define HMDMA0_ECURGENT 0xFFC0450C /* Handshake MDMA0 Urgent Edge Count Threshhold Register */
457#define HMDMA0_ECOVERFLOW 0xFFC04510 /* Handshake MDMA0 Edge Count Overflow Interrupt Register */
458#define HMDMA1_CONTROL 0xFFC04540 /* Handshake MDMA1 Control Register */
459#define HMDMA1_ECINIT 0xFFC04544 /* Handshake MDMA1 Initial Edge Count Register */
460#define HMDMA1_BCINIT 0xFFC04548 /* Handshake MDMA1 Initial Block Count Register */
461#define HMDMA1_ECURGENT 0xFFC0454C /* Handshake MDMA1 Urgent Edge Count Threshhold Register */
462#define HMDMA1_ECOVERFLOW 0xFFC04550 /* Handshake MDMA1 Edge Count Overflow Interrupt Register */
463#define HMDMA1_ECOUNT 0xFFC04554 /* Handshake MDMA1 Current Edge Count Register */
464#define HMDMA1_BCOUNT 0xFFC04558 /* Handshake MDMA1 Current Block Count Register */
465#define EBIU_AMGCTL 0xFFC00A00 /* Asynchronous Memory Global Control Register */
466#define EBIU_AMBCTL0 0xFFC00A04 /* Asynchronous Memory Bank Control Register */
467#define EBIU_AMBCTL1 0xFFC00A08 /* Asynchronous Memory Bank Control Register */
468#define EBIU_MBSCTL 0xFFC00A0C /* Asynchronous Memory Bank Select Control Register */
469#define EBIU_ARBSTAT 0xFFC00A10 /* Asynchronous Memory Arbiter Status Register */
470#define EBIU_MODE 0xFFC00A14 /* Asynchronous Mode Control Register */
471#define EBIU_FCTL 0xFFC00A18 /* Asynchronous Memory Flash Control Register */
472#define EBIU_DDRCTL0 0xFFC00A20 /* DDR Memory Control 0 Register */
473#define EBIU_DDRCTL1 0xFFC00A24 /* DDR Memory Control 1 Register */
474#define EBIU_DDRCTL2 0xFFC00A28 /* DDR Memory Control 2 Register */
475#define EBIU_DDRCTL3 0xFFC00A2C /* DDR Memory Control 3 Register */
476#define EBIU_DDRQUE 0xFFC00A30 /* DDR Queue Configuration Register */
477#define EBIU_ERRADD 0xFFC00A34 /* DDR Error Address Register */
478#define EBIU_ERRMST 0xFFC00A38 /* DDR Error Master Register */
479#define EBIU_RSTCTL 0xFFC00A3C /* DDR Reset Control Register */
480#define EBIU_DDRBRC0 0xFFC00A60 /* DDR Bank0 Read Count Register */
481#define EBIU_DDRBRC1 0xFFC00A64 /* DDR Bank1 Read Count Register */
482#define EBIU_DDRBRC2 0xFFC00A68 /* DDR Bank2 Read Count Register */
483#define EBIU_DDRBRC3 0xFFC00A6C /* DDR Bank3 Read Count Register */
484#define EBIU_DDRBRC4 0xFFC00A70 /* DDR Bank4 Read Count Register */
485#define EBIU_DDRBRC5 0xFFC00A74 /* DDR Bank5 Read Count Register */
486#define EBIU_DDRBRC6 0xFFC00A78 /* DDR Bank6 Read Count Register */
487#define EBIU_DDRBRC7 0xFFC00A7C /* DDR Bank7 Read Count Register */
488#define EBIU_DDRBWC0 0xFFC00A80 /* DDR Bank0 Write Count Register */
489#define EBIU_DDRBWC1 0xFFC00A84 /* DDR Bank1 Write Count Register */
490#define EBIU_DDRBWC2 0xFFC00A88 /* DDR Bank2 Write Count Register */
491#define EBIU_DDRBWC3 0xFFC00A8C /* DDR Bank3 Write Count Register */
492#define EBIU_DDRBWC4 0xFFC00A90 /* DDR Bank4 Write Count Register */
493#define EBIU_DDRBWC5 0xFFC00A94 /* DDR Bank5 Write Count Register */
494#define EBIU_DDRBWC6 0xFFC00A98 /* DDR Bank6 Write Count Register */
495#define EBIU_DDRBWC7 0xFFC00A9C /* DDR Bank7 Write Count Register */
496#define EBIU_DDRACCT 0xFFC00AA0 /* DDR Activation Count Register */
497#define EBIU_DDRTACT 0xFFC00AA8 /* DDR Turn Around Count Register */
498#define EBIU_DDRARCT 0xFFC00AAC /* DDR Auto-refresh Count Register */
499#define EBIU_DDRGC0 0xFFC00AB0 /* DDR Grant Count 0 Register */
500#define EBIU_DDRGC1 0xFFC00AB4 /* DDR Grant Count 1 Register */
501#define EBIU_DDRGC2 0xFFC00AB8 /* DDR Grant Count 2 Register */
502#define EBIU_DDRGC3 0xFFC00ABC /* DDR Grant Count 3 Register */
503#define EBIU_DDRMCEN 0xFFC00AC0 /* DDR Metrics Counter Enable Register */
504#define EBIU_DDRMCCL 0xFFC00AC4 /* DDR Metrics Counter Clear Register */
505#define PIXC_CTL 0xFFC04400 /* Overlay enable, resampling mode, I/O data format, transparency enable, watermark level, FIFO status */
506#define PIXC_PPL 0xFFC04404 /* Holds the number of pixels per line of the display */
507#define PIXC_LPF 0xFFC04408 /* Holds the number of lines per frame of the display */
508#define PIXC_AHSTART 0xFFC0440C /* Contains horizontal start pixel information of the overlay data (set A) */
509#define PIXC_AHEND 0xFFC04410 /* Contains horizontal end pixel information of the overlay data (set A) */
510#define PIXC_AVSTART 0xFFC04414 /* Contains vertical start pixel information of the overlay data (set A) */
511#define PIXC_AVEND 0xFFC04418 /* Contains vertical end pixel information of the overlay data (set A) */
512#define PIXC_ATRANSP 0xFFC0441C /* Contains the transparency ratio (set A) */
513#define PIXC_BHSTART 0xFFC04420 /* Contains horizontal start pixel information of the overlay data (set B) */
514#define PIXC_BHEND 0xFFC04424 /* Contains horizontal end pixel information of the overlay data (set B) */
515#define PIXC_BVSTART 0xFFC04428 /* Contains vertical start pixel information of the overlay data (set B) */
516#define PIXC_BVEND 0xFFC0442C /* Contains vertical end pixel information of the overlay data (set B) */
517#define PIXC_BTRANSP 0xFFC04430 /* Contains the transparency ratio (set B) */
518#define PIXC_INTRSTAT 0xFFC0443C /* Overlay interrupt configuration/status */
519#define PIXC_RYCON 0xFFC04440 /* Color space conversion matrix register. Contains the R/Y conversion coefficients */
520#define PIXC_GUCON 0xFFC04444 /* Color space conversion matrix register. Contains the G/U conversion coefficients */
521#define PIXC_BVCON 0xFFC04448 /* Color space conversion matrix register. Contains the B/V conversion coefficients */
522#define PIXC_CCBIAS 0xFFC0444C /* Bias values for the color space conversion matrix */
523#define PIXC_TC 0xFFC04450 /* Holds the transparent color value */
524#define HOST_CONTROL 0xFFC03A00 /* HOSTDP Control Register */
525#define HOST_STATUS 0xFFC03A04 /* HOSTDP Status Register */
526#define HOST_TIMEOUT 0xFFC03A08 /* HOSTDP Acknowledge Mode Timeout Register */
527#define PORTA_FER 0xFFC014C0 /* Function Enable Register */
528#define PORTA 0xFFC014C4 /* GPIO Data Register */
529#define PORTA_SET 0xFFC014C8 /* GPIO Data Set Register */
530#define PORTA_CLEAR 0xFFC014CC /* GPIO Data Clear Register */
531#define PORTA_DIR_SET 0xFFC014D0 /* GPIO Direction Set Register */
532#define PORTA_DIR_CLEAR 0xFFC014D4 /* GPIO Direction Clear Register */
533#define PORTA_INEN 0xFFC014D8 /* GPIO Input Enable Register */
534#define PORTA_MUX 0xFFC014DC /* Multiplexer Control Register */
535#define PORTB_FER 0xFFC014E0 /* Function Enable Register */
536#define PORTB 0xFFC014E4 /* GPIO Data Register */
537#define PORTB_SET 0xFFC014E8 /* GPIO Data Set Register */
538#define PORTB_CLEAR 0xFFC014EC /* GPIO Data Clear Register */
539#define PORTB_DIR_SET 0xFFC014F0 /* GPIO Direction Set Register */
540#define PORTB_DIR_CLEAR 0xFFC014F4 /* GPIO Direction Clear Register */
541#define PORTB_INEN 0xFFC014F8 /* GPIO Input Enable Register */
542#define PORTB_MUX 0xFFC014FC /* Multiplexer Control Register */
543#define PORTC_FER 0xFFC01500 /* Function Enable Register */
544#define PORTC 0xFFC01504 /* GPIO Data Register */
545#define PORTC_SET 0xFFC01508 /* GPIO Data Set Register */
546#define PORTC_CLEAR 0xFFC0150C /* GPIO Data Clear Register */
547#define PORTC_DIR_SET 0xFFC01510 /* GPIO Direction Set Register */
548#define PORTC_DIR_CLEAR 0xFFC01514 /* GPIO Direction Clear Register */
549#define PORTC_INEN 0xFFC01518 /* GPIO Input Enable Register */
550#define PORTC_MUX 0xFFC0151C /* Multiplexer Control Register */
551#define PORTD_FER 0xFFC01520 /* Function Enable Register */
552#define PORTD 0xFFC01524 /* GPIO Data Register */
553#define PORTD_SET 0xFFC01528 /* GPIO Data Set Register */
554#define PORTD_CLEAR 0xFFC0152C /* GPIO Data Clear Register */
555#define PORTD_DIR_SET 0xFFC01530 /* GPIO Direction Set Register */
556#define PORTD_DIR_CLEAR 0xFFC01534 /* GPIO Direction Clear Register */
557#define PORTD_INEN 0xFFC01538 /* GPIO Input Enable Register */
558#define PORTD_MUX 0xFFC0153C /* Multiplexer Control Register */
559#define PORTE_FER 0xFFC01540 /* Function Enable Register */
560#define PORTE 0xFFC01544 /* GPIO Data Register */
561#define PORTE_SET 0xFFC01548 /* GPIO Data Set Register */
562#define PORTE_CLEAR 0xFFC0154C /* GPIO Data Clear Register */
563#define PORTE_DIR_SET 0xFFC01550 /* GPIO Direction Set Register */
564#define PORTE_DIR_CLEAR 0xFFC01554 /* GPIO Direction Clear Register */
565#define PORTE_INEN 0xFFC01558 /* GPIO Input Enable Register */
566#define PORTE_MUX 0xFFC0155C /* Multiplexer Control Register */
567#define PORTF_FER 0xFFC01560 /* Function Enable Register */
568#define PORTF 0xFFC01564 /* GPIO Data Register */
569#define PORTF_SET 0xFFC01568 /* GPIO Data Set Register */
570#define PORTF_CLEAR 0xFFC0156C /* GPIO Data Clear Register */
571#define PORTF_DIR_SET 0xFFC01570 /* GPIO Direction Set Register */
572#define PORTF_DIR_CLEAR 0xFFC01574 /* GPIO Direction Clear Register */
573#define PORTF_INEN 0xFFC01578 /* GPIO Input Enable Register */
574#define PORTF_MUX 0xFFC0157C /* Multiplexer Control Register */
575#define PORTG_FER 0xFFC01580 /* Function Enable Register */
576#define PORTG 0xFFC01584 /* GPIO Data Register */
577#define PORTG_SET 0xFFC01588 /* GPIO Data Set Register */
578#define PORTG_CLEAR 0xFFC0158C /* GPIO Data Clear Register */
579#define PORTG_DIR_SET 0xFFC01590 /* GPIO Direction Set Register */
580#define PORTG_DIR_CLEAR 0xFFC01594 /* GPIO Direction Clear Register */
581#define PORTG_INEN 0xFFC01598 /* GPIO Input Enable Register */
582#define PORTG_MUX 0xFFC0159C /* Multiplexer Control Register */
583#define PORTH_FER 0xFFC015A0 /* Function Enable Register */
584#define PORTH 0xFFC015A4 /* GPIO Data Register */
585#define PORTH_SET 0xFFC015A8 /* GPIO Data Set Register */
586#define PORTH_CLEAR 0xFFC015AC /* GPIO Data Clear Register */
587#define PORTH_DIR_SET 0xFFC015B0 /* GPIO Direction Set Register */
588#define PORTH_DIR_CLEAR 0xFFC015B4 /* GPIO Direction Clear Register */
589#define PORTH_INEN 0xFFC015B8 /* GPIO Input Enable Register */
590#define PORTH_MUX 0xFFC015BC /* Multiplexer Control Register */
591#define PORTI_FER 0xFFC015C0 /* Function Enable Register */
592#define PORTI 0xFFC015C4 /* GPIO Data Register */
593#define PORTI_SET 0xFFC015C8 /* GPIO Data Set Register */
594#define PORTI_CLEAR 0xFFC015CC /* GPIO Data Clear Register */
595#define PORTI_DIR_SET 0xFFC015D0 /* GPIO Direction Set Register */
596#define PORTI_DIR_CLEAR 0xFFC015D4 /* GPIO Direction Clear Register */
597#define PORTI_INEN 0xFFC015D8 /* GPIO Input Enable Register */
598#define PORTI_MUX 0xFFC015DC /* Multiplexer Control Register */
599#define PORTJ_FER 0xFFC015E0 /* Function Enable Register */
600#define PORTJ 0xFFC015E4 /* GPIO Data Register */
601#define PORTJ_SET 0xFFC015E8 /* GPIO Data Set Register */
602#define PORTJ_CLEAR 0xFFC015EC /* GPIO Data Clear Register */
603#define PORTJ_DIR_SET 0xFFC015F0 /* GPIO Direction Set Register */
604#define PORTJ_DIR_CLEAR 0xFFC015F4 /* GPIO Direction Clear Register */
605#define PORTJ_INEN 0xFFC015F8 /* GPIO Input Enable Register */
606#define PORTJ_MUX 0xFFC015FC /* Multiplexer Control Register */
607#define PINT0_MASK_SET 0xFFC01400 /* Pin Interrupt 0 Mask Set Register */
608#define PINT0_MASK_CLEAR 0xFFC01404 /* Pin Interrupt 0 Mask Clear Register */
609#define PINT0_IRQ 0xFFC01408 /* Pin Interrupt 0 Interrupt Request Register */
610#define PINT0_ASSIGN 0xFFC0140C /* Pin Interrupt 0 Port Assign Register */
611#define PINT0_EDGE_SET 0xFFC01410 /* Pin Interrupt 0 Edge-sensitivity Set Register */
612#define PINT0_EDGE_CLEAR 0xFFC01414 /* Pin Interrupt 0 Edge-sensitivity Clear Register */
613#define PINT0_INVERT_SET 0xFFC01418 /* Pin Interrupt 0 Inversion Set Register */
614#define PINT0_INVERT_CLEAR 0xFFC0141C /* Pin Interrupt 0 Inversion Clear Register */
615#define PINT0_PINSTATE 0xFFC01420 /* Pin Interrupt 0 Pin Status Register */
616#define PINT0_LATCH 0xFFC01424 /* Pin Interrupt 0 Latch Register */
617#define PINT1_MASK_SET 0xFFC01430 /* Pin Interrupt 1 Mask Set Register */
618#define PINT1_MASK_CLEAR 0xFFC01434 /* Pin Interrupt 1 Mask Clear Register */
619#define PINT1_IRQ 0xFFC01438 /* Pin Interrupt 1 Interrupt Request Register */
620#define PINT1_ASSIGN 0xFFC0143C /* Pin Interrupt 1 Port Assign Register */
621#define PINT1_EDGE_SET 0xFFC01440 /* Pin Interrupt 1 Edge-sensitivity Set Register */
622#define PINT1_EDGE_CLEAR 0xFFC01444 /* Pin Interrupt 1 Edge-sensitivity Clear Register */
623#define PINT1_INVERT_SET 0xFFC01448 /* Pin Interrupt 1 Inversion Set Register */
624#define PINT1_INVERT_CLEAR 0xFFC0144C /* Pin Interrupt 1 Inversion Clear Register */
625#define PINT1_PINSTATE 0xFFC01450 /* Pin Interrupt 1 Pin Status Register */
626#define PINT1_LATCH 0xFFC01454 /* Pin Interrupt 1 Latch Register */
627#define PINT2_MASK_SET 0xFFC01460 /* Pin Interrupt 2 Mask Set Register */
628#define PINT2_MASK_CLEAR 0xFFC01464 /* Pin Interrupt 2 Mask Clear Register */
629#define PINT2_IRQ 0xFFC01468 /* Pin Interrupt 2 Interrupt Request Register */
630#define PINT2_ASSIGN 0xFFC0146C /* Pin Interrupt 2 Port Assign Register */
631#define PINT2_EDGE_SET 0xFFC01470 /* Pin Interrupt 2 Edge-sensitivity Set Register */
632#define PINT2_EDGE_CLEAR 0xFFC01474 /* Pin Interrupt 2 Edge-sensitivity Clear Register */
633#define PINT2_INVERT_SET 0xFFC01478 /* Pin Interrupt 2 Inversion Set Register */
634#define PINT2_INVERT_CLEAR 0xFFC0147C /* Pin Interrupt 2 Inversion Clear Register */
635#define PINT2_PINSTATE 0xFFC01480 /* Pin Interrupt 2 Pin Status Register */
636#define PINT2_LATCH 0xFFC01484 /* Pin Interrupt 2 Latch Register */
637#define PINT3_MASK_SET 0xFFC01490 /* Pin Interrupt 3 Mask Set Register */
638#define PINT3_MASK_CLEAR 0xFFC01494 /* Pin Interrupt 3 Mask Clear Register */
639#define PINT3_IRQ 0xFFC01498 /* Pin Interrupt 3 Interrupt Request Register */
640#define PINT3_ASSIGN 0xFFC0149C /* Pin Interrupt 3 Port Assign Register */
641#define PINT3_EDGE_SET 0xFFC014A0 /* Pin Interrupt 3 Edge-sensitivity Set Register */
642#define PINT3_EDGE_CLEAR 0xFFC014A4 /* Pin Interrupt 3 Edge-sensitivity Clear Register */
643#define PINT3_INVERT_SET 0xFFC014A8 /* Pin Interrupt 3 Inversion Set Register */
644#define PINT3_INVERT_CLEAR 0xFFC014AC /* Pin Interrupt 3 Inversion Clear Register */
645#define PINT3_PINSTATE 0xFFC014B0 /* Pin Interrupt 3 Pin Status Register */
646#define PINT3_LATCH 0xFFC014B4 /* Pin Interrupt 3 Latch Register */
647#define TIMER0_CONFIG 0xFFC01600 /* Timer 0 Configuration Register */
648#define TIMER0_COUNTER 0xFFC01604 /* Timer 0 Counter Register */
649#define TIMER0_PERIOD 0xFFC01608 /* Timer 0 Period Register */
650#define TIMER0_WIDTH 0xFFC0160C /* Timer 0 Width Register */
651#define TIMER1_CONFIG 0xFFC01610 /* Timer 1 Configuration Register */
652#define TIMER1_COUNTER 0xFFC01614 /* Timer 1 Counter Register */
653#define TIMER1_PERIOD 0xFFC01618 /* Timer 1 Period Register */
654#define TIMER1_WIDTH 0xFFC0161C /* Timer 1 Width Register */
655#define TIMER2_CONFIG 0xFFC01620 /* Timer 2 Configuration Register */
656#define TIMER2_COUNTER 0xFFC01624 /* Timer 2 Counter Register */
657#define TIMER2_PERIOD 0xFFC01628 /* Timer 2 Period Register */
658#define TIMER2_WIDTH 0xFFC0162C /* Timer 2 Width Register */
659#define TIMER3_CONFIG 0xFFC01630 /* Timer 3 Configuration Register */
660#define TIMER3_COUNTER 0xFFC01634 /* Timer 3 Counter Register */
661#define TIMER3_PERIOD 0xFFC01638 /* Timer 3 Period Register */
662#define TIMER3_WIDTH 0xFFC0163C /* Timer 3 Width Register */
663#define TIMER4_CONFIG 0xFFC01640 /* Timer 4 Configuration Register */
664#define TIMER4_COUNTER 0xFFC01644 /* Timer 4 Counter Register */
665#define TIMER4_PERIOD 0xFFC01648 /* Timer 4 Period Register */
666#define TIMER4_WIDTH 0xFFC0164C /* Timer 4 Width Register */
667#define TIMER5_CONFIG 0xFFC01650 /* Timer 5 Configuration Register */
668#define TIMER5_COUNTER 0xFFC01654 /* Timer 5 Counter Register */
669#define TIMER5_PERIOD 0xFFC01658 /* Timer 5 Period Register */
670#define TIMER5_WIDTH 0xFFC0165C /* Timer 5 Width Register */
671#define TIMER6_CONFIG 0xFFC01660 /* Timer 6 Configuration Register */
672#define TIMER6_COUNTER 0xFFC01664 /* Timer 6 Counter Register */
673#define TIMER6_PERIOD 0xFFC01668 /* Timer 6 Period Register */
674#define TIMER6_WIDTH 0xFFC0166C /* Timer 6 Width Register */
675#define TIMER7_CONFIG 0xFFC01670 /* Timer 7 Configuration Register */
676#define TIMER7_COUNTER 0xFFC01674 /* Timer 7 Counter Register */
677#define TIMER7_PERIOD 0xFFC01678 /* Timer 7 Period Register */
678#define TIMER7_WIDTH 0xFFC0167C /* Timer 7 Width Register */
679#define TIMER8_CONFIG 0xFFC00600 /* Timer 8 Configuration Register */
680#define TIMER8_COUNTER 0xFFC00604 /* Timer 8 Counter Register */
681#define TIMER8_PERIOD 0xFFC00608 /* Timer 8 Period Register */
682#define TIMER8_WIDTH 0xFFC0060C /* Timer 8 Width Register */
683#define TIMER9_CONFIG 0xFFC00610 /* Timer 9 Configuration Register */
684#define TIMER9_COUNTER 0xFFC00614 /* Timer 9 Counter Register */
685#define TIMER9_PERIOD 0xFFC00618 /* Timer 9 Period Register */
686#define TIMER9_WIDTH 0xFFC0061C /* Timer 9 Width Register */
687#define TIMER10_CONFIG 0xFFC00620 /* Timer 10 Configuration Register */
688#define TIMER10_COUNTER 0xFFC00624 /* Timer 10 Counter Register */
689#define TIMER10_PERIOD 0xFFC00628 /* Timer 10 Period Register */
690#define TIMER10_WIDTH 0xFFC0062C /* Timer 10 Width Register */
691#define TIMER_ENABLE0 0xFFC01680 /* Timer Group of 8 Enable Register */
692#define TIMER_DISABLE0 0xFFC01684 /* Timer Group of 8 Disable Register */
693#define TIMER_STATUS0 0xFFC01688 /* Timer Group of 8 Status Register */
694#define TIMER_ENABLE1 0xFFC00640 /* Timer Group of 3 Enable Register */
695#define TIMER_DISABLE1 0xFFC00644 /* Timer Group of 3 Disable Register */
696#define TIMER_STATUS1 0xFFC00648 /* Timer Group of 3 Status Register */
697#define TCNTL 0xFFE03000 /* Core Timer Control Register */
698#define TCOUNT 0xFFE0300C /* Core Timer Count Register */
699#define TPERIOD 0xFFE03004 /* Core Timer Period Register */
700#define TSCALE 0xFFE03008 /* Core Timer Scale Register */
701#define WDOG_CTL 0xFFC00200 /* Watchdog Control Register */
702#define WDOG_CNT 0xFFC00204 /* Watchdog Count Register */
703#define WDOG_STAT 0xFFC00208 /* Watchdog Status Register */
704#define CNT_CONFIG 0xFFC04200 /* Configuration Register */
705#define CNT_IMASK 0xFFC04204 /* Interrupt Mask Register */
706#define CNT_STATUS 0xFFC04208 /* Status Register */
707#define CNT_COMMAND 0xFFC0420C /* Command Register */
708#define CNT_DEBOUNCE 0xFFC04210 /* Debounce Register */
709#define CNT_COUNTER 0xFFC04214 /* Counter Register */
710#define CNT_MAX 0xFFC04218 /* Maximal Count Register */
711#define CNT_MIN 0xFFC0421C /* Minimal Count Register */
712#define RTC_STAT 0xFFC00300 /* RTC Status Register */
713#define RTC_ICTL 0xFFC00304 /* RTC Interrupt Control Register */
714#define RTC_ISTAT 0xFFC00308 /* RTC Interrupt Status Register */
715#define RTC_SWCNT 0xFFC0030C /* RTC Stopwatch Count Register */
716#define RTC_ALARM 0xFFC00310 /* RTC Alarm Register */
717#define RTC_PREN 0xFFC00314 /* RTC Prescaler Enable Register */
718#define OTP_CONTROL 0xFFC04300 /* OTP/Fuse Control Register */
719#define OTP_BEN 0xFFC04304 /* OTP/Fuse Byte Enable */
720#define OTP_STATUS 0xFFC04308 /* OTP/Fuse Status */
721#define OTP_TIMING 0xFFC0430C /* OTP/Fuse Access Timing */
722#define SECURE_SYSSWT 0xFFC04320 /* Secure System Switches */
723#define SECURE_CONTROL 0xFFC04324 /* Secure Control */
724#define SECURE_STATUS 0xFFC04328 /* Secure Status */
725#define OTP_DATA0 0xFFC04380 /* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */
726#define OTP_DATA1 0xFFC04384 /* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */
727#define OTP_DATA2 0xFFC04388 /* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */
728#define OTP_DATA3 0xFFC0438C /* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */
729#define PLL_CTL 0xFFC00000 /* PLL Control Register */
730#define PLL_DIV 0xFFC00004 /* PLL Divisor Register */
731#define VR_CTL 0xFFC00008 /* Voltage Regulator Control Register */
732#define PLL_STAT 0xFFC0000C /* PLL Status Register */
733#define PLL_LOCKCNT 0xFFC00010 /* PLL Lock Count Register */
734#define MXVR_CONFIG 0xFFC02700 /* MXVR Configuration Register */
735#define MXVR_STATE_0 0xFFC02708 /* MXVR State Register 0 */
736#define MXVR_STATE_1 0xFFC0270C /* MXVR State Register 1 */
737#define MXVR_INT_STAT_0 0xFFC02710 /* MXVR Interrupt Status Register 0 */
738#define MXVR_INT_STAT_1 0xFFC02714 /* MXVR Interrupt Status Register 1 */
739#define MXVR_INT_EN_0 0xFFC02718 /* MXVR Interrupt Enable Register 0 */
740#define MXVR_INT_EN_1 0xFFC0271C /* MXVR Interrupt Enable Register 1 */
741#define MXVR_POSITION 0xFFC02720 /* MXVR Node Position Register */
742#define MXVR_MAX_POSITION 0xFFC02724 /* MXVR Maximum Node Position Register */
743#define MXVR_DELAY 0xFFC02728 /* MXVR Node Frame Delay Register */
744#define MXVR_MAX_DELAY 0xFFC0272C /* MXVR Maximum Node Frame Delay Register */
745#define MXVR_LADDR 0xFFC02730 /* MXVR Logical Address Register */
746#define MXVR_GADDR 0xFFC02734 /* MXVR Group Address Register */
747#define MXVR_AADDR 0xFFC02738 /* MXVR Alternate Address Register */
748#define MXVR_ALLOC_0 0xFFC0273C /* MXVR Allocation Table Register 0 */
749#define MXVR_ALLOC_1 0xFFC02740 /* MXVR Allocation Table Register 1 */
750#define MXVR_ALLOC_2 0xFFC02744 /* MXVR Allocation Table Register 2 */
751#define MXVR_ALLOC_3 0xFFC02748 /* MXVR Allocation Table Register 3 */
752#define MXVR_ALLOC_4 0xFFC0274C /* MXVR Allocation Table Register 4 */
753#define MXVR_ALLOC_5 0xFFC02750 /* MXVR Allocation Table Register 5 */
754#define MXVR_ALLOC_6 0xFFC02754 /* MXVR Allocation Table Register 6 */
755#define MXVR_ALLOC_7 0xFFC02758 /* MXVR Allocation Table Register 7 */
756#define MXVR_ALLOC_8 0xFFC0275C /* MXVR Allocation Table Register 8 */
757#define MXVR_ALLOC_9 0xFFC02760 /* MXVR Allocation Table Register 9 */
758#define MXVR_ALLOC_10 0xFFC02764 /* MXVR Allocation Table Register 10 */
759#define MXVR_ALLOC_11 0xFFC02768 /* MXVR Allocation Table Register 11 */
760#define MXVR_ALLOC_12 0xFFC0276C /* MXVR Allocation Table Register 12 */
761#define MXVR_ALLOC_13 0xFFC02770 /* MXVR Allocation Table Register 13 */
762#define MXVR_ALLOC_14 0xFFC02774 /* MXVR Allocation Table Register 14 */
763#define MXVR_SYNC_LCHAN_0 0xFFC02778 /* MXVR Sync Data Logical Channel Assign Register 0 */
764#define MXVR_SYNC_LCHAN_1 0xFFC0277C /* MXVR Sync Data Logical Channel Assign Register 1 */
765#define MXVR_SYNC_LCHAN_2 0xFFC02780 /* MXVR Sync Data Logical Channel Assign Register 2 */
766#define MXVR_SYNC_LCHAN_3 0xFFC02784 /* MXVR Sync Data Logical Channel Assign Register 3 */
767#define MXVR_SYNC_LCHAN_4 0xFFC02788 /* MXVR Sync Data Logical Channel Assign Register 4 */
768#define MXVR_SYNC_LCHAN_5 0xFFC0278C /* MXVR Sync Data Logical Channel Assign Register 5 */
769#define MXVR_SYNC_LCHAN_6 0xFFC02790 /* MXVR Sync Data Logical Channel Assign Register 6 */
770#define MXVR_SYNC_LCHAN_7 0xFFC02794 /* MXVR Sync Data Logical Channel Assign Register 7 */
771#define MXVR_DMA0_CONFIG 0xFFC02798 /* MXVR Sync Data DMA0 Config Register */
772#define MXVR_DMA0_START_ADDR 0xFFC0279C /* MXVR Sync Data DMA0 Start Address */
773#define MXVR_DMA0_COUNT 0xFFC027A0 /* MXVR Sync Data DMA0 Loop Count Register */
774#define MXVR_DMA0_CURR_ADDR 0xFFC027A4 /* MXVR Sync Data DMA0 Current Address */
775#define MXVR_DMA0_CURR_COUNT 0xFFC027A8 /* MXVR Sync Data DMA0 Current Loop Count */
776#define MXVR_DMA1_CONFIG 0xFFC027AC /* MXVR Sync Data DMA1 Config Register */
777#define MXVR_DMA1_START_ADDR 0xFFC027B0 /* MXVR Sync Data DMA1 Start Address */
778#define MXVR_DMA1_COUNT 0xFFC027B4 /* MXVR Sync Data DMA1 Loop Count Register */
779#define MXVR_DMA1_CURR_ADDR 0xFFC027B8 /* MXVR Sync Data DMA1 Current Address */
780#define MXVR_DMA1_CURR_COUNT 0xFFC027BC /* MXVR Sync Data DMA1 Current Loop Count */
781#define MXVR_DMA2_CONFIG 0xFFC027C0 /* MXVR Sync Data DMA2 Config Register */
782#define MXVR_DMA2_START_ADDR 0xFFC027C4 /* MXVR Sync Data DMA2 Start Address */
783#define MXVR_DMA2_COUNT 0xFFC027C8 /* MXVR Sync Data DMA2 Loop Count Register */
784#define MXVR_DMA2_CURR_ADDR 0xFFC027CC /* MXVR Sync Data DMA2 Current Address */
785#define MXVR_DMA2_CURR_COUNT 0xFFC027D0 /* MXVR Sync Data DMA2 Current Loop Count */
786#define MXVR_DMA3_CONFIG 0xFFC027D4 /* MXVR Sync Data DMA3 Config Register */
787#define MXVR_DMA3_START_ADDR 0xFFC027D8 /* MXVR Sync Data DMA3 Start Address */
788#define MXVR_DMA3_COUNT 0xFFC027DC /* MXVR Sync Data DMA3 Loop Count Register */
789#define MXVR_DMA3_CURR_ADDR 0xFFC027E0 /* MXVR Sync Data DMA3 Current Address */
790#define MXVR_DMA3_CURR_COUNT 0xFFC027E4 /* MXVR Sync Data DMA3 Current Loop Count */
791#define MXVR_DMA4_CONFIG 0xFFC027E8 /* MXVR Sync Data DMA4 Config Register */
792#define MXVR_DMA4_START_ADDR 0xFFC027EC /* MXVR Sync Data DMA4 Start Address */
793#define MXVR_DMA4_COUNT 0xFFC027F0 /* MXVR Sync Data DMA4 Loop Count Register */
794#define MXVR_DMA4_CURR_ADDR 0xFFC027F4 /* MXVR Sync Data DMA4 Current Address */
795#define MXVR_DMA4_CURR_COUNT 0xFFC027F8 /* MXVR Sync Data DMA4 Current Loop Count */
796#define MXVR_DMA5_CONFIG 0xFFC027FC /* MXVR Sync Data DMA5 Config Register */
797#define MXVR_DMA5_START_ADDR 0xFFC02800 /* MXVR Sync Data DMA5 Start Address */
798#define MXVR_DMA5_COUNT 0xFFC02804 /* MXVR Sync Data DMA5 Loop Count Register */
799#define MXVR_DMA5_CURR_ADDR 0xFFC02808 /* MXVR Sync Data DMA5 Current Address */
800#define MXVR_DMA5_CURR_COUNT 0xFFC0280C /* MXVR Sync Data DMA5 Current Loop Count */
801#define MXVR_DMA6_CONFIG 0xFFC02810 /* MXVR Sync Data DMA6 Config Register */
802#define MXVR_DMA6_START_ADDR 0xFFC02814 /* MXVR Sync Data DMA6 Start Address */
803#define MXVR_DMA6_COUNT 0xFFC02818 /* MXVR Sync Data DMA6 Loop Count Register */
804#define MXVR_DMA6_CURR_ADDR 0xFFC0281C /* MXVR Sync Data DMA6 Current Address */
805#define MXVR_DMA6_CURR_COUNT 0xFFC02820 /* MXVR Sync Data DMA6 Current Loop Count */
806#define MXVR_DMA7_CONFIG 0xFFC02824 /* MXVR Sync Data DMA7 Config Register */
807#define MXVR_DMA7_START_ADDR 0xFFC02828 /* MXVR Sync Data DMA7 Start Address */
808#define MXVR_DMA7_COUNT 0xFFC0282C /* MXVR Sync Data DMA7 Loop Count Register */
809#define MXVR_DMA7_CURR_ADDR 0xFFC02830 /* MXVR Sync Data DMA7 Current Address */
810#define MXVR_DMA7_CURR_COUNT 0xFFC02834 /* MXVR Sync Data DMA7 Current Loop Count */
811#define MXVR_AP_CTL 0xFFC02838 /* MXVR Async Packet Control Register */
812#define MXVR_APRB_START_ADDR 0xFFC0283C /* MXVR Async Packet RX Buffer Start Addr Register */
813#define MXVR_APRB_CURR_ADDR 0xFFC02840 /* MXVR Async Packet RX Buffer Current Addr Register */
814#define MXVR_APTB_START_ADDR 0xFFC02844 /* MXVR Async Packet TX Buffer Start Addr Register */
815#define MXVR_APTB_CURR_ADDR 0xFFC02848 /* MXVR Async Packet TX Buffer Current Addr Register */
816#define MXVR_CM_CTL 0xFFC0284C /* MXVR Control Message Control Register */
817#define MXVR_CMRB_START_ADDR 0xFFC02850 /* MXVR Control Message RX Buffer Start Addr Register */
818#define MXVR_CMRB_CURR_ADDR 0xFFC02854 /* MXVR Control Message RX Buffer Current Address */
819#define MXVR_CMTB_START_ADDR 0xFFC02858 /* MXVR Control Message TX Buffer Start Addr Register */
820#define MXVR_CMTB_CURR_ADDR 0xFFC0285C /* MXVR Control Message TX Buffer Current Address */
821#define MXVR_RRDB_START_ADDR 0xFFC02860 /* MXVR Remote Read Buffer Start Addr Register */
822#define MXVR_RRDB_CURR_ADDR 0xFFC02864 /* MXVR Remote Read Buffer Current Addr Register */
823#define MXVR_PAT_DATA_0 0xFFC02868 /* MXVR Pattern Data Register 0 */
824#define MXVR_PAT_EN_0 0xFFC0286C /* MXVR Pattern Enable Register 0 */
825#define MXVR_PAT_DATA_1 0xFFC02870 /* MXVR Pattern Data Register 1 */
826#define MXVR_PAT_EN_1 0xFFC02874 /* MXVR Pattern Enable Register 1 */
827#define MXVR_FRAME_CNT_0 0xFFC02878 /* MXVR Frame Counter 0 */
828#define MXVR_FRAME_CNT_1 0xFFC0287C /* MXVR Frame Counter 1 */
829#define MXVR_ROUTING_0 0xFFC02880 /* MXVR Routing Table Register 0 */
830#define MXVR_ROUTING_1 0xFFC02884 /* MXVR Routing Table Register 1 */
831#define MXVR_ROUTING_2 0xFFC02888 /* MXVR Routing Table Register 2 */
832#define MXVR_ROUTING_3 0xFFC0288C /* MXVR Routing Table Register 3 */
833#define MXVR_ROUTING_4 0xFFC02890 /* MXVR Routing Table Register 4 */
834#define MXVR_ROUTING_5 0xFFC02894 /* MXVR Routing Table Register 5 */
835#define MXVR_ROUTING_6 0xFFC02898 /* MXVR Routing Table Register 6 */
836#define MXVR_ROUTING_7 0xFFC0289C /* MXVR Routing Table Register 7 */
837#define MXVR_ROUTING_8 0xFFC028A0 /* MXVR Routing Table Register 8 */
838#define MXVR_ROUTING_9 0xFFC028A4 /* MXVR Routing Table Register 9 */
839#define MXVR_ROUTING_10 0xFFC028A8 /* MXVR Routing Table Register 10 */
840#define MXVR_ROUTING_11 0xFFC028AC /* MXVR Routing Table Register 11 */
841#define MXVR_ROUTING_12 0xFFC028B0 /* MXVR Routing Table Register 12 */
842#define MXVR_ROUTING_13 0xFFC028B4 /* MXVR Routing Table Register 13 */
843#define MXVR_ROUTING_14 0xFFC028B8 /* MXVR Routing Table Register 14 */
844#define MXVR_BLOCK_CNT 0xFFC028C0 /* MXVR Block Counter */
845#define MXVR_CLK_CTL 0xFFC028D0 /* MXVR Clock Control Register */
846#define MXVR_CDRPLL_CTL 0xFFC028D4 /* MXVR Clock/Data Recovery PLL Control Register */
847#define MXVR_FMPLL_CTL 0xFFC028D8 /* MXVR Frequency Multiply PLL Control Register */
848#define MXVR_PIN_CTL 0xFFC028DC /* MXVR Pin Control Register */
849#define MXVR_SCLK_CNT 0xFFC028E0 /* MXVR System Clock Counter Register */
850#define KPAD_CTL 0xFFC04100 /* Controls keypad module enable and disable */
851#define KPAD_PRESCALE 0xFFC04104 /* Establish a time base for programing the KPAD_MSEL register */
852#define KPAD_MSEL 0xFFC04108 /* Selects delay parameters for keypad interface sensitivity */
853#define KPAD_ROWCOL 0xFFC0410C /* Captures the row and column output values of the keys pressed */
854#define KPAD_STAT 0xFFC04110 /* Holds and clears the status of the keypad interface interrupt */
855#define KPAD_SOFTEVAL 0xFFC04114 /* Lets software force keypad interface to check for keys being pressed */
856#define SDH_PWR_CTL 0xFFC03900 /* SDH Power Control */
857#define SDH_CLK_CTL 0xFFC03904 /* SDH Clock Control */
858#define SDH_ARGUMENT 0xFFC03908 /* SDH Argument */
859#define SDH_COMMAND 0xFFC0390C /* SDH Command */
860#define SDH_RESP_CMD 0xFFC03910 /* SDH Response Command */
861#define SDH_RESPONSE0 0xFFC03914 /* SDH Response0 */
862#define SDH_RESPONSE1 0xFFC03918 /* SDH Response1 */
863#define SDH_RESPONSE2 0xFFC0391C /* SDH Response2 */
864#define SDH_RESPONSE3 0xFFC03920 /* SDH Response3 */
865#define SDH_DATA_TIMER 0xFFC03924 /* SDH Data Timer */
866#define SDH_DATA_LGTH 0xFFC03928 /* SDH Data Length */
867#define SDH_DATA_CTL 0xFFC0392C /* SDH Data Control */
868#define SDH_DATA_CNT 0xFFC03930 /* SDH Data Counter */
869#define SDH_STATUS 0xFFC03934 /* SDH Status */
870#define SDH_STATUS_CLR 0xFFC03938 /* SDH Status Clear */
871#define SDH_MASK0 0xFFC0393C /* SDH Interrupt0 Mask */
872#define SDH_MASK1 0xFFC03940 /* SDH Interrupt1 Mask */
873#define SDH_FIFO_CNT 0xFFC03948 /* SDH FIFO Counter */
874#define SDH_FIFO 0xFFC03980 /* SDH Data FIFO */
875#define SDH_E_STATUS 0xFFC039C0 /* SDH Exception Status */
876#define SDH_E_MASK 0xFFC039C4 /* SDH Exception Mask */
877#define SDH_CFG 0xFFC039C8 /* SDH Configuration */
878#define SDH_RD_WAIT_EN 0xFFC039CC /* SDH Read Wait Enable */
879#define SDH_PID0 0xFFC039D0 /* SDH Peripheral Identification0 */
880#define SDH_PID1 0xFFC039D4 /* SDH Peripheral Identification1 */
881#define SDH_PID2 0xFFC039D8 /* SDH Peripheral Identification2 */
882#define SDH_PID3 0xFFC039DC /* SDH Peripheral Identification3 */
883#define SDH_PID4 0xFFC039E0 /* SDH Peripheral Identification4 */
884#define SDH_PID5 0xFFC039E4 /* SDH Peripheral Identification5 */
885#define SDH_PID6 0xFFC039E8 /* SDH Peripheral Identification6 */
886#define SDH_PID7 0xFFC039EC /* SDH Peripheral Identification7 */
887#define ATAPI_CONTROL 0xFFC03800 /* ATAPI Control Register */
888#define ATAPI_STATUS 0xFFC03804 /* ATAPI Status Register */
889#define ATAPI_DEV_ADDR 0xFFC03808 /* ATAPI Device Register Address */
890#define ATAPI_DEV_TXBUF 0xFFC0380C /* ATAPI Device Register Write Data */
891#define ATAPI_DEV_RXBUF 0xFFC03810 /* ATAPI Device Register Read Data */
892#define ATAPI_INT_MASK 0xFFC03814 /* ATAPI Interrupt Mask Register */
893#define ATAPI_INT_STATUS 0xFFC03818 /* ATAPI Interrupt Status Register */
894#define ATAPI_XFER_LEN 0xFFC0381C /* ATAPI Length of Transfer */
895#define ATAPI_LINE_STATUS 0xFFC03820 /* ATAPI Line Status */
896#define ATAPI_SM_STATE 0xFFC03824 /* ATAPI State Machine Status */
897#define ATAPI_TERMINATE 0xFFC03828 /* ATAPI Host Terminate */
898#define ATAPI_PIO_TFRCNT 0xFFC0382C /* ATAPI PIO mode transfer count */
899#define ATAPI_DMA_TFRCNT 0xFFC03830 /* ATAPI DMA mode transfer count */
900#define ATAPI_UMAIN_TFRCNT 0xFFC03834 /* ATAPI UDMAIN transfer count */
901#define ATAPI_UDMAOUT_TFRCNT 0xFFC03838 /* ATAPI UDMAOUT transfer count */
902#define ATAPI_REG_TIM_0 0xFFC03840 /* ATAPI Register Transfer Timing 0 */
903#define ATAPI_PIO_TIM_0 0xFFC03844 /* ATAPI PIO Timing 0 Register */
904#define ATAPI_PIO_TIM_1 0xFFC03848 /* ATAPI PIO Timing 1 Register */
905#define ATAPI_MULTI_TIM_0 0xFFC03850 /* ATAPI Multi-DMA Timing 0 Register */
906#define ATAPI_MULTI_TIM_1 0xFFC03854 /* ATAPI Multi-DMA Timing 1 Register */
907#define ATAPI_MULTI_TIM_2 0xFFC03858 /* ATAPI Multi-DMA Timing 2 Register */
908#define ATAPI_ULTRA_TIM_0 0xFFC03860 /* ATAPI Ultra-DMA Timing 0 Register */
909#define ATAPI_ULTRA_TIM_1 0xFFC03864 /* ATAPI Ultra-DMA Timing 1 Register */
910#define ATAPI_ULTRA_TIM_2 0xFFC03868 /* ATAPI Ultra-DMA Timing 2 Register */
911#define ATAPI_ULTRA_TIM_3 0xFFC0386C /* ATAPI Ultra-DMA Timing 3 Register */
912#define NFC_CTL 0xFFC03B00 /* NAND Control Register */
913#define NFC_STAT 0xFFC03B04 /* NAND Status Register */
914#define NFC_IRQSTAT 0xFFC03B08 /* NAND Interrupt Status Register */
915#define NFC_IRQMASK 0xFFC03B0C /* NAND Interrupt Mask Register */
916#define NFC_ECC0 0xFFC03B10 /* NAND ECC Register 0 */
917#define NFC_ECC1 0xFFC03B14 /* NAND ECC Register 1 */
918#define NFC_ECC2 0xFFC03B18 /* NAND ECC Register 2 */
919#define NFC_ECC3 0xFFC03B1C /* NAND ECC Register 3 */
920#define NFC_COUNT 0xFFC03B20 /* NAND ECC Count Register */
921#define NFC_RST 0xFFC03B24 /* NAND ECC Reset Register */
922#define NFC_PGCTL 0xFFC03B28 /* NAND Page Control Register */
923#define NFC_READ 0xFFC03B2C /* NAND Read Data Register */
924#define NFC_ADDR 0xFFC03B40 /* NAND Address Register */
925#define NFC_CMD 0xFFC03B44 /* NAND Command Register */
926#define NFC_DATA_WR 0xFFC03B48 /* NAND Data Write Register */
927#define NFC_DATA_RD 0xFFC03B4C /* NAND Data Read Register */
928#define EPPI0_STATUS 0xFFC01000 /* EPPI0 Status Register */
929#define EPPI0_HCOUNT 0xFFC01004 /* EPPI0 Horizontal Transfer Count Register */
930#define EPPI0_HDELAY 0xFFC01008 /* EPPI0 Horizontal Delay Count Register */
931#define EPPI0_VCOUNT 0xFFC0100C /* EPPI0 Vertical Transfer Count Register */
932#define EPPI0_VDELAY 0xFFC01010 /* EPPI0 Vertical Delay Count Register */
933#define EPPI0_FRAME 0xFFC01014 /* EPPI0 Lines per Frame Register */
934#define EPPI0_LINE 0xFFC01018 /* EPPI0 Samples per Line Register */
935#define EPPI0_CLKDIV 0xFFC0101C /* EPPI0 Clock Divide Register */
936#define EPPI0_CONTROL 0xFFC01020 /* EPPI0 Control Register */
937#define EPPI0_FS1W_HBL 0xFFC01024 /* EPPI0 FS1 Width Register / EPPI0 Horizontal Blanking Samples Per Line Register */
938#define EPPI0_FS1P_AVPL 0xFFC01028 /* EPPI0 FS1 Period Register / EPPI0 Active Video Samples Per Line Register */
939#define EPPI0_FS2W_LVB 0xFFC0102C /* EPPI0 FS2 Width Register / EPPI0 Lines of Vertical Blanking Register */
940#define EPPI0_FS2P_LAVF 0xFFC01030 /* EPPI0 FS2 Period Register/ EPPI0 Lines of Active Video Per Field Register */
941#define EPPI0_CLIP 0xFFC01034 /* EPPI0 Clipping Register */
942#define EPPI1_STATUS 0xFFC01300 /* EPPI1 Status Register */
943#define EPPI1_HCOUNT 0xFFC01304 /* EPPI1 Horizontal Transfer Count Register */
944#define EPPI1_HDELAY 0xFFC01308 /* EPPI1 Horizontal Delay Count Register */
945#define EPPI1_VCOUNT 0xFFC0130C /* EPPI1 Vertical Transfer Count Register */
946#define EPPI1_VDELAY 0xFFC01310 /* EPPI1 Vertical Delay Count Register */
947#define EPPI1_FRAME 0xFFC01314 /* EPPI1 Lines per Frame Register */
948#define EPPI1_LINE 0xFFC01318 /* EPPI1 Samples per Line Register */
949#define EPPI1_CLKDIV 0xFFC0131C /* EPPI1 Clock Divide Register */
950#define EPPI1_CONTROL 0xFFC01320 /* EPPI1 Control Register */
951#define EPPI1_FS1W_HBL 0xFFC01324 /* EPPI1 FS1 Width Register / EPPI1 Horizontal Blanking Samples Per Line Register */
952#define EPPI1_FS1P_AVPL 0xFFC01328 /* EPPI1 FS1 Period Register / EPPI1 Active Video Samples Per Line Register */
953#define EPPI1_FS2W_LVB 0xFFC0132C /* EPPI1 FS2 Width Register / EPPI1 Lines of Vertical Blanking Register */
954#define EPPI1_FS2P_LAVF 0xFFC01330 /* EPPI1 FS2 Period Register/ EPPI1 Lines of Active Video Per Field Register */
955#define EPPI1_CLIP 0xFFC01334 /* EPPI1 Clipping Register */
956#define EPPI2_STATUS 0xFFC02900 /* EPPI2 Status Register */
957#define EPPI2_HCOUNT 0xFFC02904 /* EPPI2 Horizontal Transfer Count Register */
958#define EPPI2_HDELAY 0xFFC02908 /* EPPI2 Horizontal Delay Count Register */
959#define EPPI2_VCOUNT 0xFFC0290C /* EPPI2 Vertical Transfer Count Register */
960#define EPPI2_VDELAY 0xFFC02910 /* EPPI2 Vertical Delay Count Register */
961#define EPPI2_FRAME 0xFFC02914 /* EPPI2 Lines per Frame Register */
962#define EPPI2_LINE 0xFFC02918 /* EPPI2 Samples per Line Register */
963#define EPPI2_CLKDIV 0xFFC0291C /* EPPI2 Clock Divide Register */
964#define EPPI2_CONTROL 0xFFC02920 /* EPPI2 Control Register */
965#define EPPI2_FS1W_HBL 0xFFC02924 /* EPPI2 FS1 Width Register / EPPI2 Horizontal Blanking Samples Per Line Register */
966#define EPPI2_FS1P_AVPL 0xFFC02928 /* EPPI2 FS1 Period Register / EPPI2 Active Video Samples Per Line Register */
967#define EPPI2_FS2W_LVB 0xFFC0292C /* EPPI2 FS2 Width Register / EPPI2 Lines of Vertical Blanking Register */
968#define EPPI2_FS2P_LAVF 0xFFC02930 /* EPPI2 FS2 Period Register/ EPPI2 Lines of Active Video Per Field Register */
969#define EPPI2_CLIP 0xFFC02934 /* EPPI2 Clipping Register */
970#define CAN0_MC1 0xFFC02A00 /* CAN Controller 0 Mailbox Configuration Register 1 */
971#define CAN0_MD1 0xFFC02A04 /* CAN Controller 0 Mailbox Direction Register 1 */
972#define CAN0_TRS1 0xFFC02A08 /* CAN Controller 0 Transmit Request Set Register 1 */
973#define CAN0_TRR1 0xFFC02A0C /* CAN Controller 0 Transmit Request Reset Register 1 */
974#define CAN0_TA1 0xFFC02A10 /* CAN Controller 0 Transmit Acknowledge Register 1 */
975#define CAN0_AA1 0xFFC02A14 /* CAN Controller 0 Abort Acknowledge Register 1 */
976#define CAN0_RMP1 0xFFC02A18 /* CAN Controller 0 Receive Message Pending Register 1 */
977#define CAN0_RML1 0xFFC02A1C /* CAN Controller 0 Receive Message Lost Register 1 */
978#define CAN0_MBTIF1 0xFFC02A20 /* CAN Controller 0 Mailbox Transmit Interrupt Flag Register 1 */
979#define CAN0_MBRIF1 0xFFC02A24 /* CAN Controller 0 Mailbox Receive Interrupt Flag Register 1 */
980#define CAN0_MBIM1 0xFFC02A28 /* CAN Controller 0 Mailbox Interrupt Mask Register 1 */
981#define CAN0_RFH1 0xFFC02A2C /* CAN Controller 0 Remote Frame Handling Enable Register 1 */
982#define CAN0_OPSS1 0xFFC02A30 /* CAN Controller 0 Overwrite Protection Single Shot Transmit Register 1 */
983#define CAN0_MC2 0xFFC02A40 /* CAN Controller 0 Mailbox Configuration Register 2 */
984#define CAN0_MD2 0xFFC02A44 /* CAN Controller 0 Mailbox Direction Register 2 */
985#define CAN0_TRS2 0xFFC02A48 /* CAN Controller 0 Transmit Request Set Register 2 */
986#define CAN0_TRR2 0xFFC02A4C /* CAN Controller 0 Transmit Request Reset Register 2 */
987#define CAN0_TA2 0xFFC02A50 /* CAN Controller 0 Transmit Acknowledge Register 2 */
988#define CAN0_AA2 0xFFC02A54 /* CAN Controller 0 Abort Acknowledge Register 2 */
989#define CAN0_RMP2 0xFFC02A58 /* CAN Controller 0 Receive Message Pending Register 2 */
990#define CAN0_RML2 0xFFC02A5C /* CAN Controller 0 Receive Message Lost Register 2 */
991#define CAN0_MBTIF2 0xFFC02A60 /* CAN Controller 0 Mailbox Transmit Interrupt Flag Register 2 */
992#define CAN0_MBRIF2 0xFFC02A64 /* CAN Controller 0 Mailbox Receive Interrupt Flag Register 2 */
993#define CAN0_MBIM2 0xFFC02A68 /* CAN Controller 0 Mailbox Interrupt Mask Register 2 */
994#define CAN0_RFH2 0xFFC02A6C /* CAN Controller 0 Remote Frame Handling Enable Register 2 */
995#define CAN0_OPSS2 0xFFC02A70 /* CAN Controller 0 Overwrite Protection Single Shot Transmit Register 2 */
996#define CAN0_CLOCK 0xFFC02A80 /* CAN Controller 0 Clock Register */
997#define CAN0_TIMING 0xFFC02A84 /* CAN Controller 0 Timing Register */
998#define CAN0_DEBUG 0xFFC02A88 /* CAN Controller 0 Debug Register */
999#define CAN0_STATUS 0xFFC02A8C /* CAN Controller 0 Global Status Register */
1000#define CAN0_CEC 0xFFC02A90 /* CAN Controller 0 Error Counter Register */
1001#define CAN0_GIS 0xFFC02A94 /* CAN Controller 0 Global Interrupt Status Register */
1002#define CAN0_GIM 0xFFC02A98 /* CAN Controller 0 Global Interrupt Mask Register */
1003#define CAN0_GIF 0xFFC02A9C /* CAN Controller 0 Global Interrupt Flag Register */
1004#define CAN0_CONTROL 0xFFC02AA0 /* CAN Controller 0 Master Control Register */
1005#define CAN0_INTR 0xFFC02AA4 /* CAN Controller 0 Interrupt Pending Register */
1006#define CAN0_MBTD 0xFFC02AAC /* CAN Controller 0 Mailbox Temporary Disable Register */
1007#define CAN0_EWR 0xFFC02AB0 /* CAN Controller 0 Programmable Warning Level Register */
1008#define CAN0_ESR 0xFFC02AB4 /* CAN Controller 0 Error Status Register */
1009#define CAN0_UCCNT 0xFFC02AC4 /* CAN Controller 0 Universal Counter Register */
1010#define CAN0_UCRC 0xFFC02AC8 /* CAN Controller 0 Universal Counter Force Reload Register */
1011#define CAN0_UCCNF 0xFFC02ACC /* CAN Controller 0 Universal Counter Configuration Register */
1012#define CAN0_AM00L 0xFFC02B00 /* CAN Controller 0 Mailbox 0 Acceptance Mask High Register */
1013#define CAN0_AM00H 0xFFC02B04 /* CAN Controller 0 Mailbox 0 Acceptance Mask Low Register */
1014#define CAN0_AM01L 0xFFC02B08 /* CAN Controller 0 Mailbox 1 Acceptance Mask High Register */
1015#define CAN0_AM01H 0xFFC02B0C /* CAN Controller 0 Mailbox 1 Acceptance Mask Low Register */
1016#define CAN0_AM02L 0xFFC02B10 /* CAN Controller 0 Mailbox 2 Acceptance Mask High Register */
1017#define CAN0_AM02H 0xFFC02B14 /* CAN Controller 0 Mailbox 2 Acceptance Mask Low Register */
1018#define CAN0_AM03L 0xFFC02B18 /* CAN Controller 0 Mailbox 3 Acceptance Mask High Register */
1019#define CAN0_AM03H 0xFFC02B1C /* CAN Controller 0 Mailbox 3 Acceptance Mask Low Register */
1020#define CAN0_AM04L 0xFFC02B20 /* CAN Controller 0 Mailbox 4 Acceptance Mask High Register */
1021#define CAN0_AM04H 0xFFC02B24 /* CAN Controller 0 Mailbox 4 Acceptance Mask Low Register */
1022#define CAN0_AM05L 0xFFC02B28 /* CAN Controller 0 Mailbox 5 Acceptance Mask High Register */
1023#define CAN0_AM05H 0xFFC02B2C /* CAN Controller 0 Mailbox 5 Acceptance Mask Low Register */
1024#define CAN0_AM06L 0xFFC02B30 /* CAN Controller 0 Mailbox 6 Acceptance Mask High Register */
1025#define CAN0_AM06H 0xFFC02B34 /* CAN Controller 0 Mailbox 6 Acceptance Mask Low Register */
1026#define CAN0_AM07L 0xFFC02B38 /* CAN Controller 0 Mailbox 7 Acceptance Mask High Register */
1027#define CAN0_AM07H 0xFFC02B3C /* CAN Controller 0 Mailbox 7 Acceptance Mask Low Register */
1028#define CAN0_AM08L 0xFFC02B40 /* CAN Controller 0 Mailbox 8 Acceptance Mask High Register */
1029#define CAN0_AM08H 0xFFC02B44 /* CAN Controller 0 Mailbox 8 Acceptance Mask Low Register */
1030#define CAN0_AM09L 0xFFC02B48 /* CAN Controller 0 Mailbox 9 Acceptance Mask High Register */
1031#define CAN0_AM09H 0xFFC02B4C /* CAN Controller 0 Mailbox 9 Acceptance Mask Low Register */
1032#define CAN0_AM10L 0xFFC02B50 /* CAN Controller 0 Mailbox 10 Acceptance Mask High Register */
1033#define CAN0_AM10H 0xFFC02B54 /* CAN Controller 0 Mailbox 10 Acceptance Mask Low Register */
1034#define CAN0_AM11L 0xFFC02B58 /* CAN Controller 0 Mailbox 11 Acceptance Mask High Register */
1035#define CAN0_AM11H 0xFFC02B5C /* CAN Controller 0 Mailbox 11 Acceptance Mask Low Register */
1036#define CAN0_AM12L 0xFFC02B60 /* CAN Controller 0 Mailbox 12 Acceptance Mask High Register */
1037#define CAN0_AM12H 0xFFC02B64 /* CAN Controller 0 Mailbox 12 Acceptance Mask Low Register */
1038#define CAN0_AM13L 0xFFC02B68 /* CAN Controller 0 Mailbox 13 Acceptance Mask High Register */
1039#define CAN0_AM13H 0xFFC02B6C /* CAN Controller 0 Mailbox 13 Acceptance Mask Low Register */
1040#define CAN0_AM14L 0xFFC02B70 /* CAN Controller 0 Mailbox 14 Acceptance Mask High Register */
1041#define CAN0_AM14H 0xFFC02B74 /* CAN Controller 0 Mailbox 14 Acceptance Mask Low Register */
1042#define CAN0_AM15L 0xFFC02B78 /* CAN Controller 0 Mailbox 15 Acceptance Mask High Register */
1043#define CAN0_AM15H 0xFFC02B7C /* CAN Controller 0 Mailbox 15 Acceptance Mask Low Register */
1044#define CAN0_AM16L 0xFFC02B80 /* CAN Controller 0 Mailbox 16 Acceptance Mask High Register */
1045#define CAN0_AM16H 0xFFC02B84 /* CAN Controller 0 Mailbox 16 Acceptance Mask Low Register */
1046#define CAN0_AM17L 0xFFC02B88 /* CAN Controller 0 Mailbox 17 Acceptance Mask High Register */
1047#define CAN0_AM17H 0xFFC02B8C /* CAN Controller 0 Mailbox 17 Acceptance Mask Low Register */
1048#define CAN0_AM18L 0xFFC02B90 /* CAN Controller 0 Mailbox 18 Acceptance Mask High Register */
1049#define CAN0_AM18H 0xFFC02B94 /* CAN Controller 0 Mailbox 18 Acceptance Mask Low Register */
1050#define CAN0_AM19L 0xFFC02B98 /* CAN Controller 0 Mailbox 19 Acceptance Mask High Register */
1051#define CAN0_AM19H 0xFFC02B9C /* CAN Controller 0 Mailbox 19 Acceptance Mask Low Register */
1052#define CAN0_AM20L 0xFFC02BA0 /* CAN Controller 0 Mailbox 20 Acceptance Mask High Register */
1053#define CAN0_AM20H 0xFFC02BA4 /* CAN Controller 0 Mailbox 20 Acceptance Mask Low Register */
1054#define CAN0_AM21L 0xFFC02BA8 /* CAN Controller 0 Mailbox 21 Acceptance Mask High Register */
1055#define CAN0_AM21H 0xFFC02BAC /* CAN Controller 0 Mailbox 21 Acceptance Mask Low Register */
1056#define CAN0_AM22L 0xFFC02BB0 /* CAN Controller 0 Mailbox 22 Acceptance Mask High Register */
1057#define CAN0_AM22H 0xFFC02BB4 /* CAN Controller 0 Mailbox 22 Acceptance Mask Low Register */
1058#define CAN0_AM23L 0xFFC02BB8 /* CAN Controller 0 Mailbox 23 Acceptance Mask High Register */
1059#define CAN0_AM23H 0xFFC02BBC /* CAN Controller 0 Mailbox 23 Acceptance Mask Low Register */
1060#define CAN0_AM24L 0xFFC02BC0 /* CAN Controller 0 Mailbox 24 Acceptance Mask High Register */
1061#define CAN0_AM24H 0xFFC02BC4 /* CAN Controller 0 Mailbox 24 Acceptance Mask Low Register */
1062#define CAN0_AM25L 0xFFC02BC8 /* CAN Controller 0 Mailbox 25 Acceptance Mask High Register */
1063#define CAN0_AM25H 0xFFC02BCC /* CAN Controller 0 Mailbox 25 Acceptance Mask Low Register */
1064#define CAN0_AM26L 0xFFC02BD0 /* CAN Controller 0 Mailbox 26 Acceptance Mask High Register */
1065#define CAN0_AM26H 0xFFC02BD4 /* CAN Controller 0 Mailbox 26 Acceptance Mask Low Register */
1066#define CAN0_AM27L 0xFFC02BD8 /* CAN Controller 0 Mailbox 27 Acceptance Mask High Register */
1067#define CAN0_AM27H 0xFFC02BDC /* CAN Controller 0 Mailbox 27 Acceptance Mask Low Register */
1068#define CAN0_AM28L 0xFFC02BE0 /* CAN Controller 0 Mailbox 28 Acceptance Mask High Register */
1069#define CAN0_AM28H 0xFFC02BE4 /* CAN Controller 0 Mailbox 28 Acceptance Mask Low Register */
1070#define CAN0_AM29L 0xFFC02BE8 /* CAN Controller 0 Mailbox 29 Acceptance Mask High Register */
1071#define CAN0_AM29H 0xFFC02BEC /* CAN Controller 0 Mailbox 29 Acceptance Mask Low Register */
1072#define CAN0_AM30L 0xFFC02BF0 /* CAN Controller 0 Mailbox 30 Acceptance Mask High Register */
1073#define CAN0_AM30H 0xFFC02BF4 /* CAN Controller 0 Mailbox 30 Acceptance Mask Low Register */
1074#define CAN0_AM31L 0xFFC02BF8 /* CAN Controller 0 Mailbox 31 Acceptance Mask High Register */
1075#define CAN0_AM31H 0xFFC02BFC /* CAN Controller 0 Mailbox 31 Acceptance Mask Low Register */
1076#define CAN0_MB00_DATA0 0xFFC02C00 /* CAN Controller 0 Mailbox 0 Data 0 Register */
1077#define CAN0_MB00_DATA1 0xFFC02C04 /* CAN Controller 0 Mailbox 0 Data 1 Register */
1078#define CAN0_MB00_DATA2 0xFFC02C08 /* CAN Controller 0 Mailbox 0 Data 2 Register */
1079#define CAN0_MB00_DATA3 0xFFC02C0C /* CAN Controller 0 Mailbox 0 Data 3 Register */
1080#define CAN0_MB00_LENGTH 0xFFC02C10 /* CAN Controller 0 Mailbox 0 Length Register */
1081#define CAN0_MB00_TIMESTAMP 0xFFC02C14 /* CAN Controller 0 Mailbox 0 Timestamp Register */
1082#define CAN0_MB00_ID0 0xFFC02C18 /* CAN Controller 0 Mailbox 0 ID0 Register */
1083#define CAN0_MB00_ID1 0xFFC02C1C /* CAN Controller 0 Mailbox 0 ID1 Register */
1084#define CAN0_MB01_DATA0 0xFFC02C20 /* CAN Controller 0 Mailbox 1 Data 0 Register */
1085#define CAN0_MB01_DATA1 0xFFC02C24 /* CAN Controller 0 Mailbox 1 Data 1 Register */
1086#define CAN0_MB01_DATA2 0xFFC02C28 /* CAN Controller 0 Mailbox 1 Data 2 Register */
1087#define CAN0_MB01_DATA3 0xFFC02C2C /* CAN Controller 0 Mailbox 1 Data 3 Register */
1088#define CAN0_MB01_LENGTH 0xFFC02C30 /* CAN Controller 0 Mailbox 1 Length Register */
1089#define CAN0_MB01_TIMESTAMP 0xFFC02C34 /* CAN Controller 0 Mailbox 1 Timestamp Register */
1090#define CAN0_MB01_ID0 0xFFC02C38 /* CAN Controller 0 Mailbox 1 ID0 Register */
1091#define CAN0_MB01_ID1 0xFFC02C3C /* CAN Controller 0 Mailbox 1 ID1 Register */
1092#define CAN0_MB02_DATA0 0xFFC02C40 /* CAN Controller 0 Mailbox 2 Data 0 Register */
1093#define CAN0_MB02_DATA1 0xFFC02C44 /* CAN Controller 0 Mailbox 2 Data 1 Register */
1094#define CAN0_MB02_DATA2 0xFFC02C48 /* CAN Controller 0 Mailbox 2 Data 2 Register */
1095#define CAN0_MB02_DATA3 0xFFC02C4C /* CAN Controller 0 Mailbox 2 Data 3 Register */
1096#define CAN0_MB02_LENGTH 0xFFC02C50 /* CAN Controller 0 Mailbox 2 Length Register */
1097#define CAN0_MB02_TIMESTAMP 0xFFC02C54 /* CAN Controller 0 Mailbox 2 Timestamp Register */
1098#define CAN0_MB02_ID0 0xFFC02C58 /* CAN Controller 0 Mailbox 2 ID0 Register */
1099#define CAN0_MB02_ID1 0xFFC02C5C /* CAN Controller 0 Mailbox 2 ID1 Register */
1100#define CAN0_MB03_DATA0 0xFFC02C60 /* CAN Controller 0 Mailbox 3 Data 0 Register */
1101#define CAN0_MB03_DATA1 0xFFC02C64 /* CAN Controller 0 Mailbox 3 Data 1 Register */
1102#define CAN0_MB03_DATA2 0xFFC02C68 /* CAN Controller 0 Mailbox 3 Data 2 Register */
1103#define CAN0_MB03_DATA3 0xFFC02C6C /* CAN Controller 0 Mailbox 3 Data 3 Register */
1104#define CAN0_MB03_LENGTH 0xFFC02C70 /* CAN Controller 0 Mailbox 3 Length Register */
1105#define CAN0_MB03_TIMESTAMP 0xFFC02C74 /* CAN Controller 0 Mailbox 3 Timestamp Register */
1106#define CAN0_MB03_ID0 0xFFC02C78 /* CAN Controller 0 Mailbox 3 ID0 Register */
1107#define CAN0_MB03_ID1 0xFFC02C7C /* CAN Controller 0 Mailbox 3 ID1 Register */
1108#define CAN0_MB04_DATA0 0xFFC02C80 /* CAN Controller 0 Mailbox 4 Data 0 Register */
1109#define CAN0_MB04_DATA1 0xFFC02C84 /* CAN Controller 0 Mailbox 4 Data 1 Register */
1110#define CAN0_MB04_DATA2 0xFFC02C88 /* CAN Controller 0 Mailbox 4 Data 2 Register */
1111#define CAN0_MB04_DATA3 0xFFC02C8C /* CAN Controller 0 Mailbox 4 Data 3 Register */
1112#define CAN0_MB04_LENGTH 0xFFC02C90 /* CAN Controller 0 Mailbox 4 Length Register */
1113#define CAN0_MB04_TIMESTAMP 0xFFC02C94 /* CAN Controller 0 Mailbox 4 Timestamp Register */
1114#define CAN0_MB04_ID0 0xFFC02C98 /* CAN Controller 0 Mailbox 4 ID0 Register */
1115#define CAN0_MB04_ID1 0xFFC02C9C /* CAN Controller 0 Mailbox 4 ID1 Register */
1116#define CAN0_MB05_DATA0 0xFFC02CA0 /* CAN Controller 0 Mailbox 5 Data 0 Register */
1117#define CAN0_MB05_DATA1 0xFFC02CA4 /* CAN Controller 0 Mailbox 5 Data 1 Register */
1118#define CAN0_MB05_DATA2 0xFFC02CA8 /* CAN Controller 0 Mailbox 5 Data 2 Register */
1119#define CAN0_MB05_DATA3 0xFFC02CAC /* CAN Controller 0 Mailbox 5 Data 3 Register */
1120#define CAN0_MB05_LENGTH 0xFFC02CB0 /* CAN Controller 0 Mailbox 5 Length Register */
1121#define CAN0_MB05_TIMESTAMP 0xFFC02CB4 /* CAN Controller 0 Mailbox 5 Timestamp Register */
1122#define CAN0_MB05_ID0 0xFFC02CB8 /* CAN Controller 0 Mailbox 5 ID0 Register */
1123#define CAN0_MB05_ID1 0xFFC02CBC /* CAN Controller 0 Mailbox 5 ID1 Register */
1124#define CAN0_MB06_DATA0 0xFFC02CC0 /* CAN Controller 0 Mailbox 6 Data 0 Register */
1125#define CAN0_MB06_DATA1 0xFFC02CC4 /* CAN Controller 0 Mailbox 6 Data 1 Register */
1126#define CAN0_MB06_DATA2 0xFFC02CC8 /* CAN Controller 0 Mailbox 6 Data 2 Register */
1127#define CAN0_MB06_DATA3 0xFFC02CCC /* CAN Controller 0 Mailbox 6 Data 3 Register */
1128#define CAN0_MB06_LENGTH 0xFFC02CD0 /* CAN Controller 0 Mailbox 6 Length Register */
1129#define CAN0_MB06_TIMESTAMP 0xFFC02CD4 /* CAN Controller 0 Mailbox 6 Timestamp Register */
1130#define CAN0_MB06_ID0 0xFFC02CD8 /* CAN Controller 0 Mailbox 6 ID0 Register */
1131#define CAN0_MB06_ID1 0xFFC02CDC /* CAN Controller 0 Mailbox 6 ID1 Register */
1132#define CAN0_MB07_DATA0 0xFFC02CE0 /* CAN Controller 0 Mailbox 7 Data 0 Register */
1133#define CAN0_MB07_DATA1 0xFFC02CE4 /* CAN Controller 0 Mailbox 7 Data 1 Register */
1134#define CAN0_MB07_DATA2 0xFFC02CE8 /* CAN Controller 0 Mailbox 7 Data 2 Register */
1135#define CAN0_MB07_DATA3 0xFFC02CEC /* CAN Controller 0 Mailbox 7 Data 3 Register */
1136#define CAN0_MB07_LENGTH 0xFFC02CF0 /* CAN Controller 0 Mailbox 7 Length Register */
1137#define CAN0_MB07_TIMESTAMP 0xFFC02CF4 /* CAN Controller 0 Mailbox 7 Timestamp Register */
1138#define CAN0_MB07_ID0 0xFFC02CF8 /* CAN Controller 0 Mailbox 7 ID0 Register */
1139#define CAN0_MB07_ID1 0xFFC02CFC /* CAN Controller 0 Mailbox 7 ID1 Register */
1140#define CAN0_MB08_DATA0 0xFFC02D00 /* CAN Controller 0 Mailbox 8 Data 0 Register */
1141#define CAN0_MB08_DATA1 0xFFC02D04 /* CAN Controller 0 Mailbox 8 Data 1 Register */
1142#define CAN0_MB08_DATA2 0xFFC02D08 /* CAN Controller 0 Mailbox 8 Data 2 Register */
1143#define CAN0_MB08_DATA3 0xFFC02D0C /* CAN Controller 0 Mailbox 8 Data 3 Register */
1144#define CAN0_MB08_LENGTH 0xFFC02D10 /* CAN Controller 0 Mailbox 8 Length Register */
1145#define CAN0_MB08_TIMESTAMP 0xFFC02D14 /* CAN Controller 0 Mailbox 8 Timestamp Register */
1146#define CAN0_MB08_ID0 0xFFC02D18 /* CAN Controller 0 Mailbox 8 ID0 Register */
1147#define CAN0_MB08_ID1 0xFFC02D1C /* CAN Controller 0 Mailbox 8 ID1 Register */
1148#define CAN0_MB09_DATA0 0xFFC02D20 /* CAN Controller 0 Mailbox 9 Data 0 Register */
1149#define CAN0_MB09_DATA1 0xFFC02D24 /* CAN Controller 0 Mailbox 9 Data 1 Register */
1150#define CAN0_MB09_DATA2 0xFFC02D28 /* CAN Controller 0 Mailbox 9 Data 2 Register */
1151#define CAN0_MB09_DATA3 0xFFC02D2C /* CAN Controller 0 Mailbox 9 Data 3 Register */
1152#define CAN0_MB09_LENGTH 0xFFC02D30 /* CAN Controller 0 Mailbox 9 Length Register */
1153#define CAN0_MB09_TIMESTAMP 0xFFC02D34 /* CAN Controller 0 Mailbox 9 Timestamp Register */
1154#define CAN0_MB09_ID0 0xFFC02D38 /* CAN Controller 0 Mailbox 9 ID0 Register */
1155#define CAN0_MB09_ID1 0xFFC02D3C /* CAN Controller 0 Mailbox 9 ID1 Register */
1156#define CAN0_MB10_DATA0 0xFFC02D40 /* CAN Controller 0 Mailbox 10 Data 0 Register */
1157#define CAN0_MB10_DATA1 0xFFC02D44 /* CAN Controller 0 Mailbox 10 Data 1 Register */
1158#define CAN0_MB10_DATA2 0xFFC02D48 /* CAN Controller 0 Mailbox 10 Data 2 Register */
1159#define CAN0_MB10_DATA3 0xFFC02D4C /* CAN Controller 0 Mailbox 10 Data 3 Register */
1160#define CAN0_MB10_LENGTH 0xFFC02D50 /* CAN Controller 0 Mailbox 10 Length Register */
1161#define CAN0_MB10_TIMESTAMP 0xFFC02D54 /* CAN Controller 0 Mailbox 10 Timestamp Register */
1162#define CAN0_MB10_ID0 0xFFC02D58 /* CAN Controller 0 Mailbox 10 ID0 Register */
1163#define CAN0_MB10_ID1 0xFFC02D5C /* CAN Controller 0 Mailbox 10 ID1 Register */
1164#define CAN0_MB11_DATA0 0xFFC02D60 /* CAN Controller 0 Mailbox 11 Data 0 Register */
1165#define CAN0_MB11_DATA1 0xFFC02D64 /* CAN Controller 0 Mailbox 11 Data 1 Register */
1166#define CAN0_MB11_DATA2 0xFFC02D68 /* CAN Controller 0 Mailbox 11 Data 2 Register */
1167#define CAN0_MB11_DATA3 0xFFC02D6C /* CAN Controller 0 Mailbox 11 Data 3 Register */
1168#define CAN0_MB11_LENGTH 0xFFC02D70 /* CAN Controller 0 Mailbox 11 Length Register */
1169#define CAN0_MB11_TIMESTAMP 0xFFC02D74 /* CAN Controller 0 Mailbox 11 Timestamp Register */
1170#define CAN0_MB11_ID0 0xFFC02D78 /* CAN Controller 0 Mailbox 11 ID0 Register */
1171#define CAN0_MB11_ID1 0xFFC02D7C /* CAN Controller 0 Mailbox 11 ID1 Register */
1172#define CAN0_MB12_DATA0 0xFFC02D80 /* CAN Controller 0 Mailbox 12 Data 0 Register */
1173#define CAN0_MB12_DATA1 0xFFC02D84 /* CAN Controller 0 Mailbox 12 Data 1 Register */
1174#define CAN0_MB12_DATA2 0xFFC02D88 /* CAN Controller 0 Mailbox 12 Data 2 Register */
1175#define CAN0_MB12_DATA3 0xFFC02D8C /* CAN Controller 0 Mailbox 12 Data 3 Register */
1176#define CAN0_MB12_LENGTH 0xFFC02D90 /* CAN Controller 0 Mailbox 12 Length Register */
1177#define CAN0_MB12_TIMESTAMP 0xFFC02D94 /* CAN Controller 0 Mailbox 12 Timestamp Register */
1178#define CAN0_MB12_ID0 0xFFC02D98 /* CAN Controller 0 Mailbox 12 ID0 Register */
1179#define CAN0_MB12_ID1 0xFFC02D9C /* CAN Controller 0 Mailbox 12 ID1 Register */
1180#define CAN0_MB13_DATA0 0xFFC02DA0 /* CAN Controller 0 Mailbox 13 Data 0 Register */
1181#define CAN0_MB13_DATA1 0xFFC02DA4 /* CAN Controller 0 Mailbox 13 Data 1 Register */
1182#define CAN0_MB13_DATA2 0xFFC02DA8 /* CAN Controller 0 Mailbox 13 Data 2 Register */
1183#define CAN0_MB13_DATA3 0xFFC02DAC /* CAN Controller 0 Mailbox 13 Data 3 Register */
1184#define CAN0_MB13_LENGTH 0xFFC02DB0 /* CAN Controller 0 Mailbox 13 Length Register */
1185#define CAN0_MB13_TIMESTAMP 0xFFC02DB4 /* CAN Controller 0 Mailbox 13 Timestamp Register */
1186#define CAN0_MB13_ID0 0xFFC02DB8 /* CAN Controller 0 Mailbox 13 ID0 Register */
1187#define CAN0_MB13_ID1 0xFFC02DBC /* CAN Controller 0 Mailbox 13 ID1 Register */
1188#define CAN0_MB14_DATA0 0xFFC02DC0 /* CAN Controller 0 Mailbox 14 Data 0 Register */
1189#define CAN0_MB14_DATA1 0xFFC02DC4 /* CAN Controller 0 Mailbox 14 Data 1 Register */
1190#define CAN0_MB14_DATA2 0xFFC02DC8 /* CAN Controller 0 Mailbox 14 Data 2 Register */
1191#define CAN0_MB14_DATA3 0xFFC02DCC /* CAN Controller 0 Mailbox 14 Data 3 Register */
1192#define CAN0_MB14_LENGTH 0xFFC02DD0 /* CAN Controller 0 Mailbox 14 Length Register */
1193#define CAN0_MB14_TIMESTAMP 0xFFC02DD4 /* CAN Controller 0 Mailbox 14 Timestamp Register */
1194#define CAN0_MB14_ID0 0xFFC02DD8 /* CAN Controller 0 Mailbox 14 ID0 Register */
1195#define CAN0_MB14_ID1 0xFFC02DDC /* CAN Controller 0 Mailbox 14 ID1 Register */
1196#define CAN0_MB15_DATA0 0xFFC02DE0 /* CAN Controller 0 Mailbox 15 Data 0 Register */
1197#define CAN0_MB15_DATA1 0xFFC02DE4 /* CAN Controller 0 Mailbox 15 Data 1 Register */
1198#define CAN0_MB15_DATA2 0xFFC02DE8 /* CAN Controller 0 Mailbox 15 Data 2 Register */
1199#define CAN0_MB15_DATA3 0xFFC02DEC /* CAN Controller 0 Mailbox 15 Data 3 Register */
1200#define CAN0_MB15_LENGTH 0xFFC02DF0 /* CAN Controller 0 Mailbox 15 Length Register */
1201#define CAN0_MB15_TIMESTAMP 0xFFC02DF4 /* CAN Controller 0 Mailbox 15 Timestamp Register */
1202#define CAN0_MB15_ID0 0xFFC02DF8 /* CAN Controller 0 Mailbox 15 ID0 Register */
1203#define CAN0_MB15_ID1 0xFFC02DFC /* CAN Controller 0 Mailbox 15 ID1 Register */
1204#define CAN0_MB16_DATA0 0xFFC02E00 /* CAN Controller 0 Mailbox 16 Data 0 Register */
1205#define CAN0_MB16_DATA1 0xFFC02E04 /* CAN Controller 0 Mailbox 16 Data 1 Register */
1206#define CAN0_MB16_DATA2 0xFFC02E08 /* CAN Controller 0 Mailbox 16 Data 2 Register */
1207#define CAN0_MB16_DATA3 0xFFC02E0C /* CAN Controller 0 Mailbox 16 Data 3 Register */
1208#define CAN0_MB16_LENGTH 0xFFC02E10 /* CAN Controller 0 Mailbox 16 Length Register */
1209#define CAN0_MB16_TIMESTAMP 0xFFC02E14 /* CAN Controller 0 Mailbox 16 Timestamp Register */
1210#define CAN0_MB16_ID0 0xFFC02E18 /* CAN Controller 0 Mailbox 16 ID0 Register */
1211#define CAN0_MB16_ID1 0xFFC02E1C /* CAN Controller 0 Mailbox 16 ID1 Register */
1212#define CAN0_MB17_DATA0 0xFFC02E20 /* CAN Controller 0 Mailbox 17 Data 0 Register */
1213#define CAN0_MB17_DATA1 0xFFC02E24 /* CAN Controller 0 Mailbox 17 Data 1 Register */
1214#define CAN0_MB17_DATA2 0xFFC02E28 /* CAN Controller 0 Mailbox 17 Data 2 Register */
1215#define CAN0_MB17_DATA3 0xFFC02E2C /* CAN Controller 0 Mailbox 17 Data 3 Register */
1216#define CAN0_MB17_LENGTH 0xFFC02E30 /* CAN Controller 0 Mailbox 17 Length Register */
1217#define CAN0_MB17_TIMESTAMP 0xFFC02E34 /* CAN Controller 0 Mailbox 17 Timestamp Register */
1218#define CAN0_MB17_ID0 0xFFC02E38 /* CAN Controller 0 Mailbox 17 ID0 Register */
1219#define CAN0_MB17_ID1 0xFFC02E3C /* CAN Controller 0 Mailbox 17 ID1 Register */
1220#define CAN0_MB18_DATA0 0xFFC02E40 /* CAN Controller 0 Mailbox 18 Data 0 Register */
1221#define CAN0_MB18_DATA1 0xFFC02E44 /* CAN Controller 0 Mailbox 18 Data 1 Register */
1222#define CAN0_MB18_DATA2 0xFFC02E48 /* CAN Controller 0 Mailbox 18 Data 2 Register */
1223#define CAN0_MB18_DATA3 0xFFC02E4C /* CAN Controller 0 Mailbox 18 Data 3 Register */
1224#define CAN0_MB18_LENGTH 0xFFC02E50 /* CAN Controller 0 Mailbox 18 Length Register */
1225#define CAN0_MB18_TIMESTAMP 0xFFC02E54 /* CAN Controller 0 Mailbox 18 Timestamp Register */
1226#define CAN0_MB18_ID0 0xFFC02E58 /* CAN Controller 0 Mailbox 18 ID0 Register */
1227#define CAN0_MB18_ID1 0xFFC02E5C /* CAN Controller 0 Mailbox 18 ID1 Register */
1228#define CAN0_MB19_DATA0 0xFFC02E60 /* CAN Controller 0 Mailbox 19 Data 0 Register */
1229#define CAN0_MB19_DATA1 0xFFC02E64 /* CAN Controller 0 Mailbox 19 Data 1 Register */
1230#define CAN0_MB19_DATA2 0xFFC02E68 /* CAN Controller 0 Mailbox 19 Data 2 Register */
1231#define CAN0_MB19_DATA3 0xFFC02E6C /* CAN Controller 0 Mailbox 19 Data 3 Register */
1232#define CAN0_MB19_LENGTH 0xFFC02E70 /* CAN Controller 0 Mailbox 19 Length Register */
1233#define CAN0_MB19_TIMESTAMP 0xFFC02E74 /* CAN Controller 0 Mailbox 19 Timestamp Register */
1234#define CAN0_MB19_ID0 0xFFC02E78 /* CAN Controller 0 Mailbox 19 ID0 Register */
1235#define CAN0_MB19_ID1 0xFFC02E7C /* CAN Controller 0 Mailbox 19 ID1 Register */
1236#define CAN0_MB20_DATA0 0xFFC02E80 /* CAN Controller 0 Mailbox 20 Data 0 Register */
1237#define CAN0_MB20_DATA1 0xFFC02E84 /* CAN Controller 0 Mailbox 20 Data 1 Register */
1238#define CAN0_MB20_DATA2 0xFFC02E88 /* CAN Controller 0 Mailbox 20 Data 2 Register */
1239#define CAN0_MB20_DATA3 0xFFC02E8C /* CAN Controller 0 Mailbox 20 Data 3 Register */
1240#define CAN0_MB20_LENGTH 0xFFC02E90 /* CAN Controller 0 Mailbox 20 Length Register */
1241#define CAN0_MB20_TIMESTAMP 0xFFC02E94 /* CAN Controller 0 Mailbox 20 Timestamp Register */
1242#define CAN0_MB20_ID0 0xFFC02E98 /* CAN Controller 0 Mailbox 20 ID0 Register */
1243#define CAN0_MB20_ID1 0xFFC02E9C /* CAN Controller 0 Mailbox 20 ID1 Register */
1244#define CAN0_MB21_DATA0 0xFFC02EA0 /* CAN Controller 0 Mailbox 21 Data 0 Register */
1245#define CAN0_MB21_DATA1 0xFFC02EA4 /* CAN Controller 0 Mailbox 21 Data 1 Register */
1246#define CAN0_MB21_DATA2 0xFFC02EA8 /* CAN Controller 0 Mailbox 21 Data 2 Register */
1247#define CAN0_MB21_DATA3 0xFFC02EAC /* CAN Controller 0 Mailbox 21 Data 3 Register */
1248#define CAN0_MB21_LENGTH 0xFFC02EB0 /* CAN Controller 0 Mailbox 21 Length Register */
1249#define CAN0_MB21_TIMESTAMP 0xFFC02EB4 /* CAN Controller 0 Mailbox 21 Timestamp Register */
1250#define CAN0_MB21_ID0 0xFFC02EB8 /* CAN Controller 0 Mailbox 21 ID0 Register */
1251#define CAN0_MB21_ID1 0xFFC02EBC /* CAN Controller 0 Mailbox 21 ID1 Register */
1252#define CAN0_MB22_DATA0 0xFFC02EC0 /* CAN Controller 0 Mailbox 22 Data 0 Register */
1253#define CAN0_MB22_DATA1 0xFFC02EC4 /* CAN Controller 0 Mailbox 22 Data 1 Register */
1254#define CAN0_MB22_DATA2 0xFFC02EC8 /* CAN Controller 0 Mailbox 22 Data 2 Register */
1255#define CAN0_MB22_DATA3 0xFFC02ECC /* CAN Controller 0 Mailbox 22 Data 3 Register */
1256#define CAN0_MB22_LENGTH 0xFFC02ED0 /* CAN Controller 0 Mailbox 22 Length Register */
1257#define CAN0_MB22_TIMESTAMP 0xFFC02ED4 /* CAN Controller 0 Mailbox 22 Timestamp Register */
1258#define CAN0_MB22_ID0 0xFFC02ED8 /* CAN Controller 0 Mailbox 22 ID0 Register */
1259#define CAN0_MB22_ID1 0xFFC02EDC /* CAN Controller 0 Mailbox 22 ID1 Register */
1260#define CAN0_MB23_DATA0 0xFFC02EE0 /* CAN Controller 0 Mailbox 23 Data 0 Register */
1261#define CAN0_MB23_DATA1 0xFFC02EE4 /* CAN Controller 0 Mailbox 23 Data 1 Register */
1262#define CAN0_MB23_DATA2 0xFFC02EE8 /* CAN Controller 0 Mailbox 23 Data 2 Register */
1263#define CAN0_MB23_DATA3 0xFFC02EEC /* CAN Controller 0 Mailbox 23 Data 3 Register */
1264#define CAN0_MB23_LENGTH 0xFFC02EF0 /* CAN Controller 0 Mailbox 23 Length Register */
1265#define CAN0_MB23_TIMESTAMP 0xFFC02EF4 /* CAN Controller 0 Mailbox 23 Timestamp Register */
1266#define CAN0_MB23_ID0 0xFFC02EF8 /* CAN Controller 0 Mailbox 23 ID0 Register */
1267#define CAN0_MB23_ID1 0xFFC02EFC /* CAN Controller 0 Mailbox 23 ID1 Register */
1268#define CAN0_MB24_DATA0 0xFFC02F00 /* CAN Controller 0 Mailbox 24 Data 0 Register */
1269#define CAN0_MB24_DATA1 0xFFC02F04 /* CAN Controller 0 Mailbox 24 Data 1 Register */
1270#define CAN0_MB24_DATA2 0xFFC02F08 /* CAN Controller 0 Mailbox 24 Data 2 Register */
1271#define CAN0_MB24_DATA3 0xFFC02F0C /* CAN Controller 0 Mailbox 24 Data 3 Register */
1272#define CAN0_MB24_LENGTH 0xFFC02F10 /* CAN Controller 0 Mailbox 24 Length Register */
1273#define CAN0_MB24_TIMESTAMP 0xFFC02F14 /* CAN Controller 0 Mailbox 24 Timestamp Register */
1274#define CAN0_MB24_ID0 0xFFC02F18 /* CAN Controller 0 Mailbox 24 ID0 Register */
1275#define CAN0_MB24_ID1 0xFFC02F1C /* CAN Controller 0 Mailbox 24 ID1 Register */
1276#define CAN0_MB25_DATA0 0xFFC02F20 /* CAN Controller 0 Mailbox 25 Data 0 Register */
1277#define CAN0_MB25_DATA1 0xFFC02F24 /* CAN Controller 0 Mailbox 25 Data 1 Register */
1278#define CAN0_MB25_DATA2 0xFFC02F28 /* CAN Controller 0 Mailbox 25 Data 2 Register */
1279#define CAN0_MB25_DATA3 0xFFC02F2C /* CAN Controller 0 Mailbox 25 Data 3 Register */
1280#define CAN0_MB25_LENGTH 0xFFC02F30 /* CAN Controller 0 Mailbox 25 Length Register */
1281#define CAN0_MB25_TIMESTAMP 0xFFC02F34 /* CAN Controller 0 Mailbox 25 Timestamp Register */
1282#define CAN0_MB25_ID0 0xFFC02F38 /* CAN Controller 0 Mailbox 25 ID0 Register */
1283#define CAN0_MB25_ID1 0xFFC02F3C /* CAN Controller 0 Mailbox 25 ID1 Register */
1284#define CAN0_MB26_DATA0 0xFFC02F40 /* CAN Controller 0 Mailbox 26 Data 0 Register */
1285#define CAN0_MB26_DATA1 0xFFC02F44 /* CAN Controller 0 Mailbox 26 Data 1 Register */
1286#define CAN0_MB26_DATA2 0xFFC02F48 /* CAN Controller 0 Mailbox 26 Data 2 Register */
1287#define CAN0_MB26_DATA3 0xFFC02F4C /* CAN Controller 0 Mailbox 26 Data 3 Register */
1288#define CAN0_MB26_LENGTH 0xFFC02F50 /* CAN Controller 0 Mailbox 26 Length Register */
1289#define CAN0_MB26_TIMESTAMP 0xFFC02F54 /* CAN Controller 0 Mailbox 26 Timestamp Register */
1290#define CAN0_MB26_ID0 0xFFC02F58 /* CAN Controller 0 Mailbox 26 ID0 Register */
1291#define CAN0_MB26_ID1 0xFFC02F5C /* CAN Controller 0 Mailbox 26 ID1 Register */
1292#define CAN0_MB27_DATA0 0xFFC02F60 /* CAN Controller 0 Mailbox 27 Data 0 Register */
1293#define CAN0_MB27_DATA1 0xFFC02F64 /* CAN Controller 0 Mailbox 27 Data 1 Register */
1294#define CAN0_MB27_DATA2 0xFFC02F68 /* CAN Controller 0 Mailbox 27 Data 2 Register */
1295#define CAN0_MB27_DATA3 0xFFC02F6C /* CAN Controller 0 Mailbox 27 Data 3 Register */
1296#define CAN0_MB27_LENGTH 0xFFC02F70 /* CAN Controller 0 Mailbox 27 Length Register */
1297#define CAN0_MB27_TIMESTAMP 0xFFC02F74 /* CAN Controller 0 Mailbox 27 Timestamp Register */
1298#define CAN0_MB27_ID0 0xFFC02F78 /* CAN Controller 0 Mailbox 27 ID0 Register */
1299#define CAN0_MB27_ID1 0xFFC02F7C /* CAN Controller 0 Mailbox 27 ID1 Register */
1300#define CAN0_MB28_DATA0 0xFFC02F80 /* CAN Controller 0 Mailbox 28 Data 0 Register */
1301#define CAN0_MB28_DATA1 0xFFC02F84 /* CAN Controller 0 Mailbox 28 Data 1 Register */
1302#define CAN0_MB28_DATA2 0xFFC02F88 /* CAN Controller 0 Mailbox 28 Data 2 Register */
1303#define CAN0_MB28_DATA3 0xFFC02F8C /* CAN Controller 0 Mailbox 28 Data 3 Register */
1304#define CAN0_MB28_LENGTH 0xFFC02F90 /* CAN Controller 0 Mailbox 28 Length Register */
1305#define CAN0_MB28_TIMESTAMP 0xFFC02F94 /* CAN Controller 0 Mailbox 28 Timestamp Register */
1306#define CAN0_MB28_ID0 0xFFC02F98 /* CAN Controller 0 Mailbox 28 ID0 Register */
1307#define CAN0_MB28_ID1 0xFFC02F9C /* CAN Controller 0 Mailbox 28 ID1 Register */
1308#define CAN0_MB29_DATA0 0xFFC02FA0 /* CAN Controller 0 Mailbox 29 Data 0 Register */
1309#define CAN0_MB29_DATA1 0xFFC02FA4 /* CAN Controller 0 Mailbox 29 Data 1 Register */
1310#define CAN0_MB29_DATA2 0xFFC02FA8 /* CAN Controller 0 Mailbox 29 Data 2 Register */
1311#define CAN0_MB29_DATA3 0xFFC02FAC /* CAN Controller 0 Mailbox 29 Data 3 Register */
1312#define CAN0_MB29_LENGTH 0xFFC02FB0 /* CAN Controller 0 Mailbox 29 Length Register */
1313#define CAN0_MB29_TIMESTAMP 0xFFC02FB4 /* CAN Controller 0 Mailbox 29 Timestamp Register */
1314#define CAN0_MB29_ID0 0xFFC02FB8 /* CAN Controller 0 Mailbox 29 ID0 Register */
1315#define CAN0_MB29_ID1 0xFFC02FBC /* CAN Controller 0 Mailbox 29 ID1 Register */
1316#define CAN0_MB30_DATA0 0xFFC02FC0 /* CAN Controller 0 Mailbox 30 Data 0 Register */
1317#define CAN0_MB30_DATA1 0xFFC02FC4 /* CAN Controller 0 Mailbox 30 Data 1 Register */
1318#define CAN0_MB30_DATA2 0xFFC02FC8 /* CAN Controller 0 Mailbox 30 Data 2 Register */
1319#define CAN0_MB30_DATA3 0xFFC02FCC /* CAN Controller 0 Mailbox 30 Data 3 Register */
1320#define CAN0_MB30_LENGTH 0xFFC02FD0 /* CAN Controller 0 Mailbox 30 Length Register */
1321#define CAN0_MB30_TIMESTAMP 0xFFC02FD4 /* CAN Controller 0 Mailbox 30 Timestamp Register */
1322#define CAN0_MB30_ID0 0xFFC02FD8 /* CAN Controller 0 Mailbox 30 ID0 Register */
1323#define CAN0_MB30_ID1 0xFFC02FDC /* CAN Controller 0 Mailbox 30 ID1 Register */
1324#define CAN0_MB31_DATA0 0xFFC02FE0 /* CAN Controller 0 Mailbox 31 Data 0 Register */
1325#define CAN0_MB31_DATA1 0xFFC02FE4 /* CAN Controller 0 Mailbox 31 Data 1 Register */
1326#define CAN0_MB31_DATA2 0xFFC02FE8 /* CAN Controller 0 Mailbox 31 Data 2 Register */
1327#define CAN0_MB31_DATA3 0xFFC02FEC /* CAN Controller 0 Mailbox 31 Data 3 Register */
1328#define CAN0_MB31_LENGTH 0xFFC02FF0 /* CAN Controller 0 Mailbox 31 Length Register */
1329#define CAN0_MB31_TIMESTAMP 0xFFC02FF4 /* CAN Controller 0 Mailbox 31 Timestamp Register */
1330#define CAN0_MB31_ID0 0xFFC02FF8 /* CAN Controller 0 Mailbox 31 ID0 Register */
1331#define CAN0_MB31_ID1 0xFFC02FFC /* CAN Controller 0 Mailbox 31 ID1 Register */
1332#define CAN1_MC1 0xFFC03200 /* CAN Controller 1 Mailbox Configuration Register 1 */
1333#define CAN1_MD1 0xFFC03204 /* CAN Controller 1 Mailbox Direction Register 1 */
1334#define CAN1_TRS1 0xFFC03208 /* CAN Controller 1 Transmit Request Set Register 1 */
1335#define CAN1_TRR1 0xFFC0320C /* CAN Controller 1 Transmit Request Reset Register 1 */
1336#define CAN1_TA1 0xFFC03210 /* CAN Controller 1 Transmit Acknowledge Register 1 */
1337#define CAN1_AA1 0xFFC03214 /* CAN Controller 1 Abort Acknowledge Register 1 */
1338#define CAN1_RMP1 0xFFC03218 /* CAN Controller 1 Receive Message Pending Register 1 */
1339#define CAN1_RML1 0xFFC0321C /* CAN Controller 1 Receive Message Lost Register 1 */
1340#define CAN1_MBTIF1 0xFFC03220 /* CAN Controller 1 Mailbox Transmit Interrupt Flag Register 1 */
1341#define CAN1_MBRIF1 0xFFC03224 /* CAN Controller 1 Mailbox Receive Interrupt Flag Register 1 */
1342#define CAN1_MBIM1 0xFFC03228 /* CAN Controller 1 Mailbox Interrupt Mask Register 1 */
1343#define CAN1_RFH1 0xFFC0322C /* CAN Controller 1 Remote Frame Handling Enable Register 1 */
1344#define CAN1_OPSS1 0xFFC03230 /* CAN Controller 1 Overwrite Protection Single Shot Transmit Register 1 */
1345#define CAN1_MC2 0xFFC03240 /* CAN Controller 1 Mailbox Configuration Register 2 */
1346#define CAN1_MD2 0xFFC03244 /* CAN Controller 1 Mailbox Direction Register 2 */
1347#define CAN1_TRS2 0xFFC03248 /* CAN Controller 1 Transmit Request Set Register 2 */
1348#define CAN1_TRR2 0xFFC0324C /* CAN Controller 1 Transmit Request Reset Register 2 */
1349#define CAN1_TA2 0xFFC03250 /* CAN Controller 1 Transmit Acknowledge Register 2 */
1350#define CAN1_AA2 0xFFC03254 /* CAN Controller 1 Abort Acknowledge Register 2 */
1351#define CAN1_RMP2 0xFFC03258 /* CAN Controller 1 Receive Message Pending Register 2 */
1352#define CAN1_RML2 0xFFC0325C /* CAN Controller 1 Receive Message Lost Register 2 */
1353#define CAN1_MBTIF2 0xFFC03260 /* CAN Controller 1 Mailbox Transmit Interrupt Flag Register 2 */
1354#define CAN1_MBRIF2 0xFFC03264 /* CAN Controller 1 Mailbox Receive Interrupt Flag Register 2 */
1355#define CAN1_MBIM2 0xFFC03268 /* CAN Controller 1 Mailbox Interrupt Mask Register 2 */
1356#define CAN1_RFH2 0xFFC0326C /* CAN Controller 1 Remote Frame Handling Enable Register 2 */
1357#define CAN1_OPSS2 0xFFC03270 /* CAN Controller 1 Overwrite Protection Single Shot Transmit Register 2 */
1358#define CAN1_CLOCK 0xFFC03280 /* CAN Controller 1 Clock Register */
1359#define CAN1_TIMING 0xFFC03284 /* CAN Controller 1 Timing Register */
1360#define CAN1_DEBUG 0xFFC03288 /* CAN Controller 1 Debug Register */
1361#define CAN1_STATUS 0xFFC0328C /* CAN Controller 1 Global Status Register */
1362#define CAN1_CEC 0xFFC03290 /* CAN Controller 1 Error Counter Register */
1363#define CAN1_GIS 0xFFC03294 /* CAN Controller 1 Global Interrupt Status Register */
1364#define CAN1_GIM 0xFFC03298 /* CAN Controller 1 Global Interrupt Mask Register */
1365#define CAN1_GIF 0xFFC0329C /* CAN Controller 1 Global Interrupt Flag Register */
1366#define CAN1_CONTROL 0xFFC032A0 /* CAN Controller 1 Master Control Register */
1367#define CAN1_INTR 0xFFC032A4 /* CAN Controller 1 Interrupt Pending Register */
1368#define CAN1_MBTD 0xFFC032AC /* CAN Controller 1 Mailbox Temporary Disable Register */
1369#define CAN1_EWR 0xFFC032B0 /* CAN Controller 1 Programmable Warning Level Register */
1370#define CAN1_ESR 0xFFC032B4 /* CAN Controller 1 Error Status Register */
1371#define CAN1_UCCNT 0xFFC032C4 /* CAN Controller 1 Universal Counter Register */
1372#define CAN1_UCRC 0xFFC032C8 /* CAN Controller 1 Universal Counter Force Reload Register */
1373#define CAN1_UCCNF 0xFFC032CC /* CAN Controller 1 Universal Counter Configuration Register */
1374#define CAN1_AM00L 0xFFC03300 /* CAN Controller 1 Mailbox 0 Acceptance Mask High Register */
1375#define CAN1_AM00H 0xFFC03304 /* CAN Controller 1 Mailbox 0 Acceptance Mask Low Register */
1376#define CAN1_AM01L 0xFFC03308 /* CAN Controller 1 Mailbox 1 Acceptance Mask High Register */
1377#define CAN1_AM01H 0xFFC0330C /* CAN Controller 1 Mailbox 1 Acceptance Mask Low Register */
1378#define CAN1_AM02L 0xFFC03310 /* CAN Controller 1 Mailbox 2 Acceptance Mask High Register */
1379#define CAN1_AM02H 0xFFC03314 /* CAN Controller 1 Mailbox 2 Acceptance Mask Low Register */
1380#define CAN1_AM03L 0xFFC03318 /* CAN Controller 1 Mailbox 3 Acceptance Mask High Register */
1381#define CAN1_AM03H 0xFFC0331C /* CAN Controller 1 Mailbox 3 Acceptance Mask Low Register */
1382#define CAN1_AM04L 0xFFC03320 /* CAN Controller 1 Mailbox 4 Acceptance Mask High Register */
1383#define CAN1_AM04H 0xFFC03324 /* CAN Controller 1 Mailbox 4 Acceptance Mask Low Register */
1384#define CAN1_AM05L 0xFFC03328 /* CAN Controller 1 Mailbox 5 Acceptance Mask High Register */
1385#define CAN1_AM05H 0xFFC0332C /* CAN Controller 1 Mailbox 5 Acceptance Mask Low Register */
1386#define CAN1_AM06L 0xFFC03330 /* CAN Controller 1 Mailbox 6 Acceptance Mask High Register */
1387#define CAN1_AM06H 0xFFC03334 /* CAN Controller 1 Mailbox 6 Acceptance Mask Low Register */
1388#define CAN1_AM07L 0xFFC03338 /* CAN Controller 1 Mailbox 7 Acceptance Mask High Register */
1389#define CAN1_AM07H 0xFFC0333C /* CAN Controller 1 Mailbox 7 Acceptance Mask Low Register */
1390#define CAN1_AM08L 0xFFC03340 /* CAN Controller 1 Mailbox 8 Acceptance Mask High Register */
1391#define CAN1_AM08H 0xFFC03344 /* CAN Controller 1 Mailbox 8 Acceptance Mask Low Register */
1392#define CAN1_AM09L 0xFFC03348 /* CAN Controller 1 Mailbox 9 Acceptance Mask High Register */
1393#define CAN1_AM09H 0xFFC0334C /* CAN Controller 1 Mailbox 9 Acceptance Mask Low Register */
1394#define CAN1_AM10L 0xFFC03350 /* CAN Controller 1 Mailbox 10 Acceptance Mask High Register */
1395#define CAN1_AM10H 0xFFC03354 /* CAN Controller 1 Mailbox 10 Acceptance Mask Low Register */
1396#define CAN1_AM11L 0xFFC03358 /* CAN Controller 1 Mailbox 11 Acceptance Mask High Register */
1397#define CAN1_AM11H 0xFFC0335C /* CAN Controller 1 Mailbox 11 Acceptance Mask Low Register */
1398#define CAN1_AM12L 0xFFC03360 /* CAN Controller 1 Mailbox 12 Acceptance Mask High Register */
1399#define CAN1_AM12H 0xFFC03364 /* CAN Controller 1 Mailbox 12 Acceptance Mask Low Register */
1400#define CAN1_AM13L 0xFFC03368 /* CAN Controller 1 Mailbox 13 Acceptance Mask High Register */
1401#define CAN1_AM13H 0xFFC0336C /* CAN Controller 1 Mailbox 13 Acceptance Mask Low Register */
1402#define CAN1_AM14L 0xFFC03370 /* CAN Controller 1 Mailbox 14 Acceptance Mask High Register */
1403#define CAN1_AM14H 0xFFC03374 /* CAN Controller 1 Mailbox 14 Acceptance Mask Low Register */
1404#define CAN1_AM15L 0xFFC03378 /* CAN Controller 1 Mailbox 15 Acceptance Mask High Register */
1405#define CAN1_AM15H 0xFFC0337C /* CAN Controller 1 Mailbox 15 Acceptance Mask Low Register */
1406#define CAN1_AM16L 0xFFC03380 /* CAN Controller 1 Mailbox 16 Acceptance Mask High Register */
1407#define CAN1_AM16H 0xFFC03384 /* CAN Controller 1 Mailbox 16 Acceptance Mask Low Register */
1408#define CAN1_AM17L 0xFFC03388 /* CAN Controller 1 Mailbox 17 Acceptance Mask High Register */
1409#define CAN1_AM17H 0xFFC0338C /* CAN Controller 1 Mailbox 17 Acceptance Mask Low Register */
1410#define CAN1_AM18L 0xFFC03390 /* CAN Controller 1 Mailbox 18 Acceptance Mask High Register */
1411#define CAN1_AM18H 0xFFC03394 /* CAN Controller 1 Mailbox 18 Acceptance Mask Low Register */
1412#define CAN1_AM19L 0xFFC03398 /* CAN Controller 1 Mailbox 19 Acceptance Mask High Register */
1413#define CAN1_AM19H 0xFFC0339C /* CAN Controller 1 Mailbox 19 Acceptance Mask Low Register */
1414#define CAN1_AM20L 0xFFC033A0 /* CAN Controller 1 Mailbox 20 Acceptance Mask High Register */
1415#define CAN1_AM20H 0xFFC033A4 /* CAN Controller 1 Mailbox 20 Acceptance Mask Low Register */
1416#define CAN1_AM21L 0xFFC033A8 /* CAN Controller 1 Mailbox 21 Acceptance Mask High Register */
1417#define CAN1_AM21H 0xFFC033AC /* CAN Controller 1 Mailbox 21 Acceptance Mask Low Register */
1418#define CAN1_AM22L 0xFFC033B0 /* CAN Controller 1 Mailbox 22 Acceptance Mask High Register */
1419#define CAN1_AM22H 0xFFC033B4 /* CAN Controller 1 Mailbox 22 Acceptance Mask Low Register */
1420#define CAN1_AM23L 0xFFC033B8 /* CAN Controller 1 Mailbox 23 Acceptance Mask High Register */
1421#define CAN1_AM23H 0xFFC033BC /* CAN Controller 1 Mailbox 23 Acceptance Mask Low Register */
1422#define CAN1_AM24L 0xFFC033C0 /* CAN Controller 1 Mailbox 24 Acceptance Mask High Register */
1423#define CAN1_AM24H 0xFFC033C4 /* CAN Controller 1 Mailbox 24 Acceptance Mask Low Register */
1424#define CAN1_AM25L 0xFFC033C8 /* CAN Controller 1 Mailbox 25 Acceptance Mask High Register */
1425#define CAN1_AM25H 0xFFC033CC /* CAN Controller 1 Mailbox 25 Acceptance Mask Low Register */
1426#define CAN1_AM26L 0xFFC033D0 /* CAN Controller 1 Mailbox 26 Acceptance Mask High Register */
1427#define CAN1_AM26H 0xFFC033D4 /* CAN Controller 1 Mailbox 26 Acceptance Mask Low Register */
1428#define CAN1_AM27L 0xFFC033D8 /* CAN Controller 1 Mailbox 27 Acceptance Mask High Register */
1429#define CAN1_AM27H 0xFFC033DC /* CAN Controller 1 Mailbox 27 Acceptance Mask Low Register */
1430#define CAN1_AM28L 0xFFC033E0 /* CAN Controller 1 Mailbox 28 Acceptance Mask High Register */
1431#define CAN1_AM28H 0xFFC033E4 /* CAN Controller 1 Mailbox 28 Acceptance Mask Low Register */
1432#define CAN1_AM29L 0xFFC033E8 /* CAN Controller 1 Mailbox 29 Acceptance Mask High Register */
1433#define CAN1_AM29H 0xFFC033EC /* CAN Controller 1 Mailbox 29 Acceptance Mask Low Register */
1434#define CAN1_AM30L 0xFFC033F0 /* CAN Controller 1 Mailbox 30 Acceptance Mask High Register */
1435#define CAN1_AM30H 0xFFC033F4 /* CAN Controller 1 Mailbox 30 Acceptance Mask Low Register */
1436#define CAN1_AM31L 0xFFC033F8 /* CAN Controller 1 Mailbox 31 Acceptance Mask High Register */
1437#define CAN1_AM31H 0xFFC033FC /* CAN Controller 1 Mailbox 31 Acceptance Mask Low Register */
1438#define CAN1_MB00_DATA0 0xFFC03400 /* CAN Controller 1 Mailbox 0 Data 0 Register */
1439#define CAN1_MB00_DATA1 0xFFC03404 /* CAN Controller 1 Mailbox 0 Data 1 Register */
1440#define CAN1_MB00_DATA2 0xFFC03408 /* CAN Controller 1 Mailbox 0 Data 2 Register */
1441#define CAN1_MB00_DATA3 0xFFC0340C /* CAN Controller 1 Mailbox 0 Data 3 Register */
1442#define CAN1_MB00_LENGTH 0xFFC03410 /* CAN Controller 1 Mailbox 0 Length Register */
1443#define CAN1_MB00_TIMESTAMP 0xFFC03414 /* CAN Controller 1 Mailbox 0 Timestamp Register */
1444#define CAN1_MB00_ID0 0xFFC03418 /* CAN Controller 1 Mailbox 0 ID0 Register */
1445#define CAN1_MB00_ID1 0xFFC0341C /* CAN Controller 1 Mailbox 0 ID1 Register */
1446#define CAN1_MB01_DATA0 0xFFC03420 /* CAN Controller 1 Mailbox 1 Data 0 Register */
1447#define CAN1_MB01_DATA1 0xFFC03424 /* CAN Controller 1 Mailbox 1 Data 1 Register */
1448#define CAN1_MB01_DATA2 0xFFC03428 /* CAN Controller 1 Mailbox 1 Data 2 Register */
1449#define CAN1_MB01_DATA3 0xFFC0342C /* CAN Controller 1 Mailbox 1 Data 3 Register */
1450#define CAN1_MB01_LENGTH 0xFFC03430 /* CAN Controller 1 Mailbox 1 Length Register */
1451#define CAN1_MB01_TIMESTAMP 0xFFC03434 /* CAN Controller 1 Mailbox 1 Timestamp Register */
1452#define CAN1_MB01_ID0 0xFFC03438 /* CAN Controller 1 Mailbox 1 ID0 Register */
1453#define CAN1_MB01_ID1 0xFFC0343C /* CAN Controller 1 Mailbox 1 ID1 Register */
1454#define CAN1_MB02_DATA0 0xFFC03440 /* CAN Controller 1 Mailbox 2 Data 0 Register */
1455#define CAN1_MB02_DATA1 0xFFC03444 /* CAN Controller 1 Mailbox 2 Data 1 Register */
1456#define CAN1_MB02_DATA2 0xFFC03448 /* CAN Controller 1 Mailbox 2 Data 2 Register */
1457#define CAN1_MB02_DATA3 0xFFC0344C /* CAN Controller 1 Mailbox 2 Data 3 Register */
1458#define CAN1_MB02_LENGTH 0xFFC03450 /* CAN Controller 1 Mailbox 2 Length Register */
1459#define CAN1_MB02_TIMESTAMP 0xFFC03454 /* CAN Controller 1 Mailbox 2 Timestamp Register */
1460#define CAN1_MB02_ID0 0xFFC03458 /* CAN Controller 1 Mailbox 2 ID0 Register */
1461#define CAN1_MB02_ID1 0xFFC0345C /* CAN Controller 1 Mailbox 2 ID1 Register */
1462#define CAN1_MB03_DATA0 0xFFC03460 /* CAN Controller 1 Mailbox 3 Data 0 Register */
1463#define CAN1_MB03_DATA1 0xFFC03464 /* CAN Controller 1 Mailbox 3 Data 1 Register */
1464#define CAN1_MB03_DATA2 0xFFC03468 /* CAN Controller 1 Mailbox 3 Data 2 Register */
1465#define CAN1_MB03_DATA3 0xFFC0346C /* CAN Controller 1 Mailbox 3 Data 3 Register */
1466#define CAN1_MB03_LENGTH 0xFFC03470 /* CAN Controller 1 Mailbox 3 Length Register */
1467#define CAN1_MB03_TIMESTAMP 0xFFC03474 /* CAN Controller 1 Mailbox 3 Timestamp Register */
1468#define CAN1_MB03_ID0 0xFFC03478 /* CAN Controller 1 Mailbox 3 ID0 Register */
1469#define CAN1_MB03_ID1 0xFFC0347C /* CAN Controller 1 Mailbox 3 ID1 Register */
1470#define CAN1_MB04_DATA0 0xFFC03480 /* CAN Controller 1 Mailbox 4 Data 0 Register */
1471#define CAN1_MB04_DATA1 0xFFC03484 /* CAN Controller 1 Mailbox 4 Data 1 Register */
1472#define CAN1_MB04_DATA2 0xFFC03488 /* CAN Controller 1 Mailbox 4 Data 2 Register */
1473#define CAN1_MB04_DATA3 0xFFC0348C /* CAN Controller 1 Mailbox 4 Data 3 Register */
1474#define CAN1_MB04_LENGTH 0xFFC03490 /* CAN Controller 1 Mailbox 4 Length Register */
1475#define CAN1_MB04_TIMESTAMP 0xFFC03494 /* CAN Controller 1 Mailbox 4 Timestamp Register */
1476#define CAN1_MB04_ID0 0xFFC03498 /* CAN Controller 1 Mailbox 4 ID0 Register */
1477#define CAN1_MB04_ID1 0xFFC0349C /* CAN Controller 1 Mailbox 4 ID1 Register */
1478#define CAN1_MB05_DATA0 0xFFC034A0 /* CAN Controller 1 Mailbox 5 Data 0 Register */
1479#define CAN1_MB05_DATA1 0xFFC034A4 /* CAN Controller 1 Mailbox 5 Data 1 Register */
1480#define CAN1_MB05_DATA2 0xFFC034A8 /* CAN Controller 1 Mailbox 5 Data 2 Register */
1481#define CAN1_MB05_DATA3 0xFFC034AC /* CAN Controller 1 Mailbox 5 Data 3 Register */
1482#define CAN1_MB05_LENGTH 0xFFC034B0 /* CAN Controller 1 Mailbox 5 Length Register */
1483#define CAN1_MB05_TIMESTAMP 0xFFC034B4 /* CAN Controller 1 Mailbox 5 Timestamp Register */
1484#define CAN1_MB05_ID0 0xFFC034B8 /* CAN Controller 1 Mailbox 5 ID0 Register */
1485#define CAN1_MB05_ID1 0xFFC034BC /* CAN Controller 1 Mailbox 5 ID1 Register */
1486#define CAN1_MB06_DATA0 0xFFC034C0 /* CAN Controller 1 Mailbox 6 Data 0 Register */
1487#define CAN1_MB06_DATA1 0xFFC034C4 /* CAN Controller 1 Mailbox 6 Data 1 Register */
1488#define CAN1_MB06_DATA2 0xFFC034C8 /* CAN Controller 1 Mailbox 6 Data 2 Register */
1489#define CAN1_MB06_DATA3 0xFFC034CC /* CAN Controller 1 Mailbox 6 Data 3 Register */
1490#define CAN1_MB06_LENGTH 0xFFC034D0 /* CAN Controller 1 Mailbox 6 Length Register */
1491#define CAN1_MB06_TIMESTAMP 0xFFC034D4 /* CAN Controller 1 Mailbox 6 Timestamp Register */
1492#define CAN1_MB06_ID0 0xFFC034D8 /* CAN Controller 1 Mailbox 6 ID0 Register */
1493#define CAN1_MB06_ID1 0xFFC034DC /* CAN Controller 1 Mailbox 6 ID1 Register */
1494#define CAN1_MB07_DATA0 0xFFC034E0 /* CAN Controller 1 Mailbox 7 Data 0 Register */
1495#define CAN1_MB07_DATA1 0xFFC034E4 /* CAN Controller 1 Mailbox 7 Data 1 Register */
1496#define CAN1_MB07_DATA2 0xFFC034E8 /* CAN Controller 1 Mailbox 7 Data 2 Register */
1497#define CAN1_MB07_DATA3 0xFFC034EC /* CAN Controller 1 Mailbox 7 Data 3 Register */
1498#define CAN1_MB07_LENGTH 0xFFC034F0 /* CAN Controller 1 Mailbox 7 Length Register */
1499#define CAN1_MB07_TIMESTAMP 0xFFC034F4 /* CAN Controller 1 Mailbox 7 Timestamp Register */
1500#define CAN1_MB07_ID0 0xFFC034F8 /* CAN Controller 1 Mailbox 7 ID0 Register */
1501#define CAN1_MB07_ID1 0xFFC034FC /* CAN Controller 1 Mailbox 7 ID1 Register */
1502#define CAN1_MB08_DATA0 0xFFC03500 /* CAN Controller 1 Mailbox 8 Data 0 Register */
1503#define CAN1_MB08_DATA1 0xFFC03504 /* CAN Controller 1 Mailbox 8 Data 1 Register */
1504#define CAN1_MB08_DATA2 0xFFC03508 /* CAN Controller 1 Mailbox 8 Data 2 Register */
1505#define CAN1_MB08_DATA3 0xFFC0350C /* CAN Controller 1 Mailbox 8 Data 3 Register */
1506#define CAN1_MB08_LENGTH 0xFFC03510 /* CAN Controller 1 Mailbox 8 Length Register */
1507#define CAN1_MB08_TIMESTAMP 0xFFC03514 /* CAN Controller 1 Mailbox 8 Timestamp Register */
1508#define CAN1_MB08_ID0 0xFFC03518 /* CAN Controller 1 Mailbox 8 ID0 Register */
1509#define CAN1_MB08_ID1 0xFFC0351C /* CAN Controller 1 Mailbox 8 ID1 Register */
1510#define CAN1_MB09_DATA0 0xFFC03520 /* CAN Controller 1 Mailbox 9 Data 0 Register */
1511#define CAN1_MB09_DATA1 0xFFC03524 /* CAN Controller 1 Mailbox 9 Data 1 Register */
1512#define CAN1_MB09_DATA2 0xFFC03528 /* CAN Controller 1 Mailbox 9 Data 2 Register */
1513#define CAN1_MB09_DATA3 0xFFC0352C /* CAN Controller 1 Mailbox 9 Data 3 Register */
1514#define CAN1_MB09_LENGTH 0xFFC03530 /* CAN Controller 1 Mailbox 9 Length Register */
1515#define CAN1_MB09_TIMESTAMP 0xFFC03534 /* CAN Controller 1 Mailbox 9 Timestamp Register */
1516#define CAN1_MB09_ID0 0xFFC03538 /* CAN Controller 1 Mailbox 9 ID0 Register */
1517#define CAN1_MB09_ID1 0xFFC0353C /* CAN Controller 1 Mailbox 9 ID1 Register */
1518#define CAN1_MB10_DATA0 0xFFC03540 /* CAN Controller 1 Mailbox 10 Data 0 Register */
1519#define CAN1_MB10_DATA1 0xFFC03544 /* CAN Controller 1 Mailbox 10 Data 1 Register */
1520#define CAN1_MB10_DATA2 0xFFC03548 /* CAN Controller 1 Mailbox 10 Data 2 Register */
1521#define CAN1_MB10_DATA3 0xFFC0354C /* CAN Controller 1 Mailbox 10 Data 3 Register */
1522#define CAN1_MB10_LENGTH 0xFFC03550 /* CAN Controller 1 Mailbox 10 Length Register */
1523#define CAN1_MB10_TIMESTAMP 0xFFC03554 /* CAN Controller 1 Mailbox 10 Timestamp Register */
1524#define CAN1_MB10_ID0 0xFFC03558 /* CAN Controller 1 Mailbox 10 ID0 Register */
1525#define CAN1_MB10_ID1 0xFFC0355C /* CAN Controller 1 Mailbox 10 ID1 Register */
1526#define CAN1_MB11_DATA0 0xFFC03560 /* CAN Controller 1 Mailbox 11 Data 0 Register */
1527#define CAN1_MB11_DATA1 0xFFC03564 /* CAN Controller 1 Mailbox 11 Data 1 Register */
1528#define CAN1_MB11_DATA2 0xFFC03568 /* CAN Controller 1 Mailbox 11 Data 2 Register */
1529#define CAN1_MB11_DATA3 0xFFC0356C /* CAN Controller 1 Mailbox 11 Data 3 Register */
1530#define CAN1_MB11_LENGTH 0xFFC03570 /* CAN Controller 1 Mailbox 11 Length Register */
1531#define CAN1_MB11_TIMESTAMP 0xFFC03574 /* CAN Controller 1 Mailbox 11 Timestamp Register */
1532#define CAN1_MB11_ID0 0xFFC03578 /* CAN Controller 1 Mailbox 11 ID0 Register */
1533#define CAN1_MB11_ID1 0xFFC0357C /* CAN Controller 1 Mailbox 11 ID1 Register */
1534#define CAN1_MB12_DATA0 0xFFC03580 /* CAN Controller 1 Mailbox 12 Data 0 Register */
1535#define CAN1_MB12_DATA1 0xFFC03584 /* CAN Controller 1 Mailbox 12 Data 1 Register */
1536#define CAN1_MB12_DATA2 0xFFC03588 /* CAN Controller 1 Mailbox 12 Data 2 Register */
1537#define CAN1_MB12_DATA3 0xFFC0358C /* CAN Controller 1 Mailbox 12 Data 3 Register */
1538#define CAN1_MB12_LENGTH 0xFFC03590 /* CAN Controller 1 Mailbox 12 Length Register */
1539#define CAN1_MB12_TIMESTAMP 0xFFC03594 /* CAN Controller 1 Mailbox 12 Timestamp Register */
1540#define CAN1_MB12_ID0 0xFFC03598 /* CAN Controller 1 Mailbox 12 ID0 Register */
1541#define CAN1_MB12_ID1 0xFFC0359C /* CAN Controller 1 Mailbox 12 ID1 Register */
1542#define CAN1_MB13_DATA0 0xFFC035A0 /* CAN Controller 1 Mailbox 13 Data 0 Register */
1543#define CAN1_MB13_DATA1 0xFFC035A4 /* CAN Controller 1 Mailbox 13 Data 1 Register */
1544#define CAN1_MB13_DATA2 0xFFC035A8 /* CAN Controller 1 Mailbox 13 Data 2 Register */
1545#define CAN1_MB13_DATA3 0xFFC035AC /* CAN Controller 1 Mailbox 13 Data 3 Register */
1546#define CAN1_MB13_LENGTH 0xFFC035B0 /* CAN Controller 1 Mailbox 13 Length Register */
1547#define CAN1_MB13_TIMESTAMP 0xFFC035B4 /* CAN Controller 1 Mailbox 13 Timestamp Register */
1548#define CAN1_MB13_ID0 0xFFC035B8 /* CAN Controller 1 Mailbox 13 ID0 Register */
1549#define CAN1_MB13_ID1 0xFFC035BC /* CAN Controller 1 Mailbox 13 ID1 Register */
1550#define CAN1_MB14_DATA0 0xFFC035C0 /* CAN Controller 1 Mailbox 14 Data 0 Register */
1551#define CAN1_MB14_DATA1 0xFFC035C4 /* CAN Controller 1 Mailbox 14 Data 1 Register */
1552#define CAN1_MB14_DATA2 0xFFC035C8 /* CAN Controller 1 Mailbox 14 Data 2 Register */
1553#define CAN1_MB14_DATA3 0xFFC035CC /* CAN Controller 1 Mailbox 14 Data 3 Register */
1554#define CAN1_MB14_LENGTH 0xFFC035D0 /* CAN Controller 1 Mailbox 14 Length Register */
1555#define CAN1_MB14_TIMESTAMP 0xFFC035D4 /* CAN Controller 1 Mailbox 14 Timestamp Register */
1556#define CAN1_MB14_ID0 0xFFC035D8 /* CAN Controller 1 Mailbox 14 ID0 Register */
1557#define CAN1_MB14_ID1 0xFFC035DC /* CAN Controller 1 Mailbox 14 ID1 Register */
1558#define CAN1_MB15_DATA0 0xFFC035E0 /* CAN Controller 1 Mailbox 15 Data 0 Register */
1559#define CAN1_MB15_DATA1 0xFFC035E4 /* CAN Controller 1 Mailbox 15 Data 1 Register */
1560#define CAN1_MB15_DATA2 0xFFC035E8 /* CAN Controller 1 Mailbox 15 Data 2 Register */
1561#define CAN1_MB15_DATA3 0xFFC035EC /* CAN Controller 1 Mailbox 15 Data 3 Register */
1562#define CAN1_MB15_LENGTH 0xFFC035F0 /* CAN Controller 1 Mailbox 15 Length Register */
1563#define CAN1_MB15_TIMESTAMP 0xFFC035F4 /* CAN Controller 1 Mailbox 15 Timestamp Register */
1564#define CAN1_MB15_ID0 0xFFC035F8 /* CAN Controller 1 Mailbox 15 ID0 Register */
1565#define CAN1_MB15_ID1 0xFFC035FC /* CAN Controller 1 Mailbox 15 ID1 Register */
1566#define CAN1_MB16_DATA0 0xFFC03600 /* CAN Controller 1 Mailbox 16 Data 0 Register */
1567#define CAN1_MB16_DATA1 0xFFC03604 /* CAN Controller 1 Mailbox 16 Data 1 Register */
1568#define CAN1_MB16_DATA2 0xFFC03608 /* CAN Controller 1 Mailbox 16 Data 2 Register */
1569#define CAN1_MB16_DATA3 0xFFC0360C /* CAN Controller 1 Mailbox 16 Data 3 Register */
1570#define CAN1_MB16_LENGTH 0xFFC03610 /* CAN Controller 1 Mailbox 16 Length Register */
1571#define CAN1_MB16_TIMESTAMP 0xFFC03614 /* CAN Controller 1 Mailbox 16 Timestamp Register */
1572#define CAN1_MB16_ID0 0xFFC03618 /* CAN Controller 1 Mailbox 16 ID0 Register */
1573#define CAN1_MB16_ID1 0xFFC0361C /* CAN Controller 1 Mailbox 16 ID1 Register */
1574#define CAN1_MB17_DATA0 0xFFC03620 /* CAN Controller 1 Mailbox 17 Data 0 Register */
1575#define CAN1_MB17_DATA1 0xFFC03624 /* CAN Controller 1 Mailbox 17 Data 1 Register */
1576#define CAN1_MB17_DATA2 0xFFC03628 /* CAN Controller 1 Mailbox 17 Data 2 Register */
1577#define CAN1_MB17_DATA3 0xFFC0362C /* CAN Controller 1 Mailbox 17 Data 3 Register */
1578#define CAN1_MB17_LENGTH 0xFFC03630 /* CAN Controller 1 Mailbox 17 Length Register */
1579#define CAN1_MB17_TIMESTAMP 0xFFC03634 /* CAN Controller 1 Mailbox 17 Timestamp Register */
1580#define CAN1_MB17_ID0 0xFFC03638 /* CAN Controller 1 Mailbox 17 ID0 Register */
1581#define CAN1_MB17_ID1 0xFFC0363C /* CAN Controller 1 Mailbox 17 ID1 Register */
1582#define CAN1_MB18_DATA0 0xFFC03640 /* CAN Controller 1 Mailbox 18 Data 0 Register */
1583#define CAN1_MB18_DATA1 0xFFC03644 /* CAN Controller 1 Mailbox 18 Data 1 Register */
1584#define CAN1_MB18_DATA2 0xFFC03648 /* CAN Controller 1 Mailbox 18 Data 2 Register */
1585#define CAN1_MB18_DATA3 0xFFC0364C /* CAN Controller 1 Mailbox 18 Data 3 Register */
1586#define CAN1_MB18_LENGTH 0xFFC03650 /* CAN Controller 1 Mailbox 18 Length Register */
1587#define CAN1_MB18_TIMESTAMP 0xFFC03654 /* CAN Controller 1 Mailbox 18 Timestamp Register */
1588#define CAN1_MB18_ID0 0xFFC03658 /* CAN Controller 1 Mailbox 18 ID0 Register */
1589#define CAN1_MB18_ID1 0xFFC0365C /* CAN Controller 1 Mailbox 18 ID1 Register */
1590#define CAN1_MB19_DATA0 0xFFC03660 /* CAN Controller 1 Mailbox 19 Data 0 Register */
1591#define CAN1_MB19_DATA1 0xFFC03664 /* CAN Controller 1 Mailbox 19 Data 1 Register */
1592#define CAN1_MB19_DATA2 0xFFC03668 /* CAN Controller 1 Mailbox 19 Data 2 Register */
1593#define CAN1_MB19_DATA3 0xFFC0366C /* CAN Controller 1 Mailbox 19 Data 3 Register */
1594#define CAN1_MB19_LENGTH 0xFFC03670 /* CAN Controller 1 Mailbox 19 Length Register */
1595#define CAN1_MB19_TIMESTAMP 0xFFC03674 /* CAN Controller 1 Mailbox 19 Timestamp Register */
1596#define CAN1_MB19_ID0 0xFFC03678 /* CAN Controller 1 Mailbox 19 ID0 Register */
1597#define CAN1_MB19_ID1 0xFFC0367C /* CAN Controller 1 Mailbox 19 ID1 Register */
1598#define CAN1_MB20_DATA0 0xFFC03680 /* CAN Controller 1 Mailbox 20 Data 0 Register */
1599#define CAN1_MB20_DATA1 0xFFC03684 /* CAN Controller 1 Mailbox 20 Data 1 Register */
1600#define CAN1_MB20_DATA2 0xFFC03688 /* CAN Controller 1 Mailbox 20 Data 2 Register */
1601#define CAN1_MB20_DATA3 0xFFC0368C /* CAN Controller 1 Mailbox 20 Data 3 Register */
1602#define CAN1_MB20_LENGTH 0xFFC03690 /* CAN Controller 1 Mailbox 20 Length Register */
1603#define CAN1_MB20_TIMESTAMP 0xFFC03694 /* CAN Controller 1 Mailbox 20 Timestamp Register */
1604#define CAN1_MB20_ID0 0xFFC03698 /* CAN Controller 1 Mailbox 20 ID0 Register */
1605#define CAN1_MB20_ID1 0xFFC0369C /* CAN Controller 1 Mailbox 20 ID1 Register */
1606#define CAN1_MB21_DATA0 0xFFC036A0 /* CAN Controller 1 Mailbox 21 Data 0 Register */
1607#define CAN1_MB21_DATA1 0xFFC036A4 /* CAN Controller 1 Mailbox 21 Data 1 Register */
1608#define CAN1_MB21_DATA2 0xFFC036A8 /* CAN Controller 1 Mailbox 21 Data 2 Register */
1609#define CAN1_MB21_DATA3 0xFFC036AC /* CAN Controller 1 Mailbox 21 Data 3 Register */
1610#define CAN1_MB21_LENGTH 0xFFC036B0 /* CAN Controller 1 Mailbox 21 Length Register */
1611#define CAN1_MB21_TIMESTAMP 0xFFC036B4 /* CAN Controller 1 Mailbox 21 Timestamp Register */
1612#define CAN1_MB21_ID0 0xFFC036B8 /* CAN Controller 1 Mailbox 21 ID0 Register */
1613#define CAN1_MB21_ID1 0xFFC036BC /* CAN Controller 1 Mailbox 21 ID1 Register */
1614#define CAN1_MB22_DATA0 0xFFC036C0 /* CAN Controller 1 Mailbox 22 Data 0 Register */
1615#define CAN1_MB22_DATA1 0xFFC036C4 /* CAN Controller 1 Mailbox 22 Data 1 Register */
1616#define CAN1_MB22_DATA2 0xFFC036C8 /* CAN Controller 1 Mailbox 22 Data 2 Register */
1617#define CAN1_MB22_DATA3 0xFFC036CC /* CAN Controller 1 Mailbox 22 Data 3 Register */
1618#define CAN1_MB22_LENGTH 0xFFC036D0 /* CAN Controller 1 Mailbox 22 Length Register */
1619#define CAN1_MB22_TIMESTAMP 0xFFC036D4 /* CAN Controller 1 Mailbox 22 Timestamp Register */
1620#define CAN1_MB22_ID0 0xFFC036D8 /* CAN Controller 1 Mailbox 22 ID0 Register */
1621#define CAN1_MB22_ID1 0xFFC036DC /* CAN Controller 1 Mailbox 22 ID1 Register */
1622#define CAN1_MB23_DATA0 0xFFC036E0 /* CAN Controller 1 Mailbox 23 Data 0 Register */
1623#define CAN1_MB23_DATA1 0xFFC036E4 /* CAN Controller 1 Mailbox 23 Data 1 Register */
1624#define CAN1_MB23_DATA2 0xFFC036E8 /* CAN Controller 1 Mailbox 23 Data 2 Register */
1625#define CAN1_MB23_DATA3 0xFFC036EC /* CAN Controller 1 Mailbox 23 Data 3 Register */
1626#define CAN1_MB23_LENGTH 0xFFC036F0 /* CAN Controller 1 Mailbox 23 Length Register */
1627#define CAN1_MB23_TIMESTAMP 0xFFC036F4 /* CAN Controller 1 Mailbox 23 Timestamp Register */
1628#define CAN1_MB23_ID0 0xFFC036F8 /* CAN Controller 1 Mailbox 23 ID0 Register */
1629#define CAN1_MB23_ID1 0xFFC036FC /* CAN Controller 1 Mailbox 23 ID1 Register */
1630#define CAN1_MB24_DATA0 0xFFC03700 /* CAN Controller 1 Mailbox 24 Data 0 Register */
1631#define CAN1_MB24_DATA1 0xFFC03704 /* CAN Controller 1 Mailbox 24 Data 1 Register */
1632#define CAN1_MB24_DATA2 0xFFC03708 /* CAN Controller 1 Mailbox 24 Data 2 Register */
1633#define CAN1_MB24_DATA3 0xFFC0370C /* CAN Controller 1 Mailbox 24 Data 3 Register */
1634#define CAN1_MB24_LENGTH 0xFFC03710 /* CAN Controller 1 Mailbox 24 Length Register */
1635#define CAN1_MB24_TIMESTAMP 0xFFC03714 /* CAN Controller 1 Mailbox 24 Timestamp Register */
1636#define CAN1_MB24_ID0 0xFFC03718 /* CAN Controller 1 Mailbox 24 ID0 Register */
1637#define CAN1_MB24_ID1 0xFFC0371C /* CAN Controller 1 Mailbox 24 ID1 Register */
1638#define CAN1_MB25_DATA0 0xFFC03720 /* CAN Controller 1 Mailbox 25 Data 0 Register */
1639#define CAN1_MB25_DATA1 0xFFC03724 /* CAN Controller 1 Mailbox 25 Data 1 Register */
1640#define CAN1_MB25_DATA2 0xFFC03728 /* CAN Controller 1 Mailbox 25 Data 2 Register */
1641#define CAN1_MB25_DATA3 0xFFC0372C /* CAN Controller 1 Mailbox 25 Data 3 Register */
1642#define CAN1_MB25_LENGTH 0xFFC03730 /* CAN Controller 1 Mailbox 25 Length Register */
1643#define CAN1_MB25_TIMESTAMP 0xFFC03734 /* CAN Controller 1 Mailbox 25 Timestamp Register */
1644#define CAN1_MB25_ID0 0xFFC03738 /* CAN Controller 1 Mailbox 25 ID0 Register */
1645#define CAN1_MB25_ID1 0xFFC0373C /* CAN Controller 1 Mailbox 25 ID1 Register */
1646#define CAN1_MB26_DATA0 0xFFC03740 /* CAN Controller 1 Mailbox 26 Data 0 Register */
1647#define CAN1_MB26_DATA1 0xFFC03744 /* CAN Controller 1 Mailbox 26 Data 1 Register */
1648#define CAN1_MB26_DATA2 0xFFC03748 /* CAN Controller 1 Mailbox 26 Data 2 Register */
1649#define CAN1_MB26_DATA3 0xFFC0374C /* CAN Controller 1 Mailbox 26 Data 3 Register */
1650#define CAN1_MB26_LENGTH 0xFFC03750 /* CAN Controller 1 Mailbox 26 Length Register */
1651#define CAN1_MB26_TIMESTAMP 0xFFC03754 /* CAN Controller 1 Mailbox 26 Timestamp Register */
1652#define CAN1_MB26_ID0 0xFFC03758 /* CAN Controller 1 Mailbox 26 ID0 Register */
1653#define CAN1_MB26_ID1 0xFFC0375C /* CAN Controller 1 Mailbox 26 ID1 Register */
1654#define CAN1_MB27_DATA0 0xFFC03760 /* CAN Controller 1 Mailbox 27 Data 0 Register */
1655#define CAN1_MB27_DATA1 0xFFC03764 /* CAN Controller 1 Mailbox 27 Data 1 Register */
1656#define CAN1_MB27_DATA2 0xFFC03768 /* CAN Controller 1 Mailbox 27 Data 2 Register */
1657#define CAN1_MB27_DATA3 0xFFC0376C /* CAN Controller 1 Mailbox 27 Data 3 Register */
1658#define CAN1_MB27_LENGTH 0xFFC03770 /* CAN Controller 1 Mailbox 27 Length Register */
1659#define CAN1_MB27_TIMESTAMP 0xFFC03774 /* CAN Controller 1 Mailbox 27 Timestamp Register */
1660#define CAN1_MB27_ID0 0xFFC03778 /* CAN Controller 1 Mailbox 27 ID0 Register */
1661#define CAN1_MB27_ID1 0xFFC0377C /* CAN Controller 1 Mailbox 27 ID1 Register */
1662#define CAN1_MB28_DATA0 0xFFC03780 /* CAN Controller 1 Mailbox 28 Data 0 Register */
1663#define CAN1_MB28_DATA1 0xFFC03784 /* CAN Controller 1 Mailbox 28 Data 1 Register */
1664#define CAN1_MB28_DATA2 0xFFC03788 /* CAN Controller 1 Mailbox 28 Data 2 Register */
1665#define CAN1_MB28_DATA3 0xFFC0378C /* CAN Controller 1 Mailbox 28 Data 3 Register */
1666#define CAN1_MB28_LENGTH 0xFFC03790 /* CAN Controller 1 Mailbox 28 Length Register */
1667#define CAN1_MB28_TIMESTAMP 0xFFC03794 /* CAN Controller 1 Mailbox 28 Timestamp Register */
1668#define CAN1_MB28_ID0 0xFFC03798 /* CAN Controller 1 Mailbox 28 ID0 Register */
1669#define CAN1_MB28_ID1 0xFFC0379C /* CAN Controller 1 Mailbox 28 ID1 Register */
1670#define CAN1_MB29_DATA0 0xFFC037A0 /* CAN Controller 1 Mailbox 29 Data 0 Register */
1671#define CAN1_MB29_DATA1 0xFFC037A4 /* CAN Controller 1 Mailbox 29 Data 1 Register */
1672#define CAN1_MB29_DATA2 0xFFC037A8 /* CAN Controller 1 Mailbox 29 Data 2 Register */
1673#define CAN1_MB29_DATA3 0xFFC037AC /* CAN Controller 1 Mailbox 29 Data 3 Register */
1674#define CAN1_MB29_LENGTH 0xFFC037B0 /* CAN Controller 1 Mailbox 29 Length Register */
1675#define CAN1_MB29_TIMESTAMP 0xFFC037B4 /* CAN Controller 1 Mailbox 29 Timestamp Register */
1676#define CAN1_MB29_ID0 0xFFC037B8 /* CAN Controller 1 Mailbox 29 ID0 Register */
1677#define CAN1_MB29_ID1 0xFFC037BC /* CAN Controller 1 Mailbox 29 ID1 Register */
1678#define CAN1_MB30_DATA0 0xFFC037C0 /* CAN Controller 1 Mailbox 30 Data 0 Register */
1679#define CAN1_MB30_DATA1 0xFFC037C4 /* CAN Controller 1 Mailbox 30 Data 1 Register */
1680#define CAN1_MB30_DATA2 0xFFC037C8 /* CAN Controller 1 Mailbox 30 Data 2 Register */
1681#define CAN1_MB30_DATA3 0xFFC037CC /* CAN Controller 1 Mailbox 30 Data 3 Register */
1682#define CAN1_MB30_LENGTH 0xFFC037D0 /* CAN Controller 1 Mailbox 30 Length Register */
1683#define CAN1_MB30_TIMESTAMP 0xFFC037D4 /* CAN Controller 1 Mailbox 30 Timestamp Register */
1684#define CAN1_MB30_ID0 0xFFC037D8 /* CAN Controller 1 Mailbox 30 ID0 Register */
1685#define CAN1_MB30_ID1 0xFFC037DC /* CAN Controller 1 Mailbox 30 ID1 Register */
1686#define CAN1_MB31_DATA0 0xFFC037E0 /* CAN Controller 1 Mailbox 31 Data 0 Register */
1687#define CAN1_MB31_DATA1 0xFFC037E4 /* CAN Controller 1 Mailbox 31 Data 1 Register */
1688#define CAN1_MB31_DATA2 0xFFC037E8 /* CAN Controller 1 Mailbox 31 Data 2 Register */
1689#define CAN1_MB31_DATA3 0xFFC037EC /* CAN Controller 1 Mailbox 31 Data 3 Register */
1690#define CAN1_MB31_LENGTH 0xFFC037F0 /* CAN Controller 1 Mailbox 31 Length Register */
1691#define CAN1_MB31_TIMESTAMP 0xFFC037F4 /* CAN Controller 1 Mailbox 31 Timestamp Register */
1692#define CAN1_MB31_ID0 0xFFC037F8 /* CAN Controller 1 Mailbox 31 ID0 Register */
1693#define CAN1_MB31_ID1 0xFFC037FC /* CAN Controller 1 Mailbox 31 ID1 Register */
1694#define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */
1695#define SPI0_FLG 0xFFC00504 /* SPI0 Flag Register */
1696#define SPI0_STAT 0xFFC00508 /* SPI0 Status Register */
1697#define SPI0_TDBR 0xFFC0050C /* SPI0 Transmit Data Buffer Register */
1698#define SPI0_RDBR 0xFFC00510 /* SPI0 Receive Data Buffer Register */
1699#define SPI0_BAUD 0xFFC00514 /* SPI0 Baud Rate Register */
1700#define SPI0_SHADOW 0xFFC00518 /* SPI0 Receive Data Buffer Shadow Register */
1701#define SPI1_CTL 0xFFC02300 /* SPI1 Control Register */
1702#define SPI1_FLG 0xFFC02304 /* SPI1 Flag Register */
1703#define SPI1_STAT 0xFFC02308 /* SPI1 Status Register */
1704#define SPI1_TDBR 0xFFC0230C /* SPI1 Transmit Data Buffer Register */
1705#define SPI1_RDBR 0xFFC02310 /* SPI1 Receive Data Buffer Register */
1706#define SPI1_BAUD 0xFFC02314 /* SPI1 Baud Rate Register */
1707#define SPI1_SHADOW 0xFFC02318 /* SPI1 Receive Data Buffer Shadow Register */
1708#define SPI2_CTL 0xFFC02400 /* SPI2 Control Register */
1709#define SPI2_FLG 0xFFC02404 /* SPI2 Flag Register */
1710#define SPI2_STAT 0xFFC02408 /* SPI2 Status Register */
1711#define SPI2_TDBR 0xFFC0240C /* SPI2 Transmit Data Buffer Register */
1712#define SPI2_RDBR 0xFFC02410 /* SPI2 Receive Data Buffer Register */
1713#define SPI2_BAUD 0xFFC02414 /* SPI2 Baud Rate Register */
1714#define SPI2_SHADOW 0xFFC02418 /* SPI2 Receive Data Buffer Shadow Register */
1715#define TWI0_CLKDIV 0xFFC00700 /* Clock Divider Register */
1716#define TWI0_CONTROL 0xFFC00704 /* TWI Control Register */
1717#define TWI0_SLAVE_CTL 0xFFC00708 /* TWI Slave Mode Control Register */
1718#define TWI0_SLAVE_STAT 0xFFC0070C /* TWI Slave Mode Status Register */
1719#define TWI0_SLAVE_ADDR 0xFFC00710 /* TWI Slave Mode Address Register */
1720#define TWI0_MASTER_CTL 0xFFC00714 /* TWI Master Mode Control Register */
1721#define TWI0_MASTER_STAT 0xFFC00718 /* TWI Master Mode Status Register */
1722#define TWI0_MASTER_ADDR 0xFFC0071C /* TWI Master Mode Address Register */
1723#define TWI0_INT_STAT 0xFFC00720 /* TWI Interrupt Status Register */
1724#define TWI0_INT_MASK 0xFFC00724 /* TWI Interrupt Mask Register */
1725#define TWI0_FIFO_CTL 0xFFC00728 /* TWI FIFO Control Register */
1726#define TWI0_FIFO_STAT 0xFFC0072C /* TWI FIFO Status Register */
1727#define TWI0_XMT_DATA8 0xFFC00780 /* TWI FIFO Transmit Data Single Byte Register */
1728#define TWI0_XMT_DATA16 0xFFC00784 /* TWI FIFO Transmit Data Double Byte Register */
1729#define TWI0_RCV_DATA8 0xFFC00788 /* TWI FIFO Receive Data Single Byte Register */
1730#define TWI0_RCV_DATA16 0xFFC0078C /* TWI FIFO Receive Data Double Byte Register */
1731#define TWI1_CLKDIV 0xFFC02200 /* Clock Divider Register */
1732#define TWI1_CONTROL 0xFFC02204 /* TWI Control Register */
1733#define TWI1_SLAVE_CTL 0xFFC02208 /* TWI Slave Mode Control Register */
1734#define TWI1_SLAVE_STAT 0xFFC0220C /* TWI Slave Mode Status Register */
1735#define TWI1_SLAVE_ADDR 0xFFC02210 /* TWI Slave Mode Address Register */
1736#define TWI1_MASTER_CTL 0xFFC02214 /* TWI Master Mode Control Register */
1737#define TWI1_MASTER_STAT 0xFFC02218 /* TWI Master Mode Status Register */
1738#define TWI1_MASTER_ADDR 0xFFC0221C /* TWI Master Mode Address Register */
1739#define TWI1_INT_STAT 0xFFC02220 /* TWI Interrupt Status Register */
1740#define TWI1_INT_MASK 0xFFC02224 /* TWI Interrupt Mask Register */
1741#define TWI1_FIFO_CTL 0xFFC02228 /* TWI FIFO Control Register */
1742#define TWI1_FIFO_STAT 0xFFC0222C /* TWI FIFO Status Register */
1743#define TWI1_XMT_DATA8 0xFFC02280 /* TWI FIFO Transmit Data Single Byte Register */
1744#define TWI1_XMT_DATA16 0xFFC02284 /* TWI FIFO Transmit Data Double Byte Register */
1745#define TWI1_RCV_DATA8 0xFFC02288 /* TWI FIFO Receive Data Single Byte Register */
1746#define TWI1_RCV_DATA16 0xFFC0228C /* TWI FIFO Receive Data Double Byte Register */
1747#define SPORT0_TCR1 0xFFC00800 /* SPORT0 Transmit Configuration 1 Register */
1748#define SPORT0_TCR2 0xFFC00804 /* SPORT0 Transmit Configuration 2 Register */
1749#define SPORT0_TCLKDIV 0xFFC00808 /* SPORT0 Transmit Serial Clock Divider Register */
1750#define SPORT0_TFSDIV 0xFFC0080C /* SPORT0 Transmit Frame Sync Divider Register */
1751#define SPORT0_TX 0xFFC00810 /* SPORT0 Transmit Data Register */
1752#define SPORT0_RCR1 0xFFC00820 /* SPORT0 Receive Configuration 1 Register */
1753#define SPORT0_RCR2 0xFFC00824 /* SPORT0 Receive Configuration 2 Register */
1754#define SPORT0_RCLKDIV 0xFFC00828 /* SPORT0 Receive Serial Clock Divider Register */
1755#define SPORT0_RFSDIV 0xFFC0082C /* SPORT0 Receive Frame Sync Divider Register */
1756#define SPORT0_RX 0xFFC00818 /* SPORT0 Receive Data Register */
1757#define SPORT0_STAT 0xFFC00830 /* SPORT0 Status Register */
1758#define SPORT0_MCMC1 0xFFC00838 /* SPORT0 Multi channel Configuration Register 1 */
1759#define SPORT0_MCMC2 0xFFC0083C /* SPORT0 Multi channel Configuration Register 2 */
1760#define SPORT0_CHNL 0xFFC00834 /* SPORT0 Current Channel Register */
1761#define SPORT0_MRCS0 0xFFC00850 /* SPORT0 Multi channel Receive Select Register 0 */
1762#define SPORT0_MRCS1 0xFFC00854 /* SPORT0 Multi channel Receive Select Register 1 */
1763#define SPORT0_MRCS2 0xFFC00858 /* SPORT0 Multi channel Receive Select Register 2 */
1764#define SPORT0_MRCS3 0xFFC0085C /* SPORT0 Multi channel Receive Select Register 3 */
1765#define SPORT0_MTCS0 0xFFC00840 /* SPORT0 Multi channel Transmit Select Register 0 */
1766#define SPORT0_MTCS1 0xFFC00844 /* SPORT0 Multi channel Transmit Select Register 1 */
1767#define SPORT0_MTCS2 0xFFC00848 /* SPORT0 Multi channel Transmit Select Register 2 */
1768#define SPORT0_MTCS3 0xFFC0084C /* SPORT0 Multi channel Transmit Select Register 3 */
1769#define SPORT1_TCR1 0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */
1770#define SPORT1_TCR2 0xFFC00904 /* SPORT1 Transmit Configuration 2 Register */
1771#define SPORT1_TCLKDIV 0xFFC00908 /* SPORT1 Transmit Serial Clock Divider Register */
1772#define SPORT1_TFSDIV 0xFFC0090C /* SPORT1 Transmit Frame Sync Divider Register */
1773#define SPORT1_TX 0xFFC00910 /* SPORT1 Transmit Data Register */
1774#define SPORT1_RCR1 0xFFC00920 /* SPORT1 Receive Configuration 1 Register */
1775#define SPORT1_RCR2 0xFFC00924 /* SPORT1 Receive Configuration 2 Register */
1776#define SPORT1_RCLKDIV 0xFFC00928 /* SPORT1 Receive Serial Clock Divider Register */
1777#define SPORT1_RFSDIV 0xFFC0092C /* SPORT1 Receive Frame Sync Divider Register */
1778#define SPORT1_RX 0xFFC00918 /* SPORT1 Receive Data Register */
1779#define SPORT1_STAT 0xFFC00930 /* SPORT1 Status Register */
1780#define SPORT1_MCMC1 0xFFC00938 /* SPORT1 Multi channel Configuration Register 1 */
1781#define SPORT1_MCMC2 0xFFC0093C /* SPORT1 Multi channel Configuration Register 2 */
1782#define SPORT1_CHNL 0xFFC00934 /* SPORT1 Current Channel Register */
1783#define SPORT1_MRCS0 0xFFC00950 /* SPORT1 Multi channel Receive Select Register 0 */
1784#define SPORT1_MRCS1 0xFFC00954 /* SPORT1 Multi channel Receive Select Register 1 */
1785#define SPORT1_MRCS2 0xFFC00958 /* SPORT1 Multi channel Receive Select Register 2 */
1786#define SPORT1_MRCS3 0xFFC0095C /* SPORT1 Multi channel Receive Select Register 3 */
1787#define SPORT1_MTCS0 0xFFC00940 /* SPORT1 Multi channel Transmit Select Register 0 */
1788#define SPORT1_MTCS1 0xFFC00944 /* SPORT1 Multi channel Transmit Select Register 1 */
1789#define SPORT1_MTCS2 0xFFC00948 /* SPORT1 Multi channel Transmit Select Register 2 */
1790#define SPORT1_MTCS3 0xFFC0094C /* SPORT1 Multi channel Transmit Select Register 3 */
1791#define SPORT2_TCR1 0xFFC02500 /* SPORT2 Transmit Configuration 1 Register */
1792#define SPORT2_TCR2 0xFFC02504 /* SPORT2 Transmit Configuration 2 Register */
1793#define SPORT2_TCLKDIV 0xFFC02508 /* SPORT2 Transmit Serial Clock Divider Register */
1794#define SPORT2_TFSDIV 0xFFC0250C /* SPORT2 Transmit Frame Sync Divider Register */
1795#define SPORT2_TX 0xFFC02510 /* SPORT2 Transmit Data Register */
1796#define SPORT2_RCR1 0xFFC02520 /* SPORT2 Receive Configuration 1 Register */
1797#define SPORT2_RCR2 0xFFC02524 /* SPORT2 Receive Configuration 2 Register */
1798#define SPORT2_RCLKDIV 0xFFC02528 /* SPORT2 Receive Serial Clock Divider Register */
1799#define SPORT2_RFSDIV 0xFFC0252C /* SPORT2 Receive Frame Sync Divider Register */
1800#define SPORT2_RX 0xFFC02518 /* SPORT2 Receive Data Register */
1801#define SPORT2_STAT 0xFFC02530 /* SPORT2 Status Register */
1802#define SPORT2_MCMC1 0xFFC02538 /* SPORT2 Multi channel Configuration Register 1 */
1803#define SPORT2_MCMC2 0xFFC0253C /* SPORT2 Multi channel Configuration Register 2 */
1804#define SPORT2_CHNL 0xFFC02534 /* SPORT2 Current Channel Register */
1805#define SPORT2_MRCS0 0xFFC02550 /* SPORT2 Multi channel Receive Select Register 0 */
1806#define SPORT2_MRCS1 0xFFC02554 /* SPORT2 Multi channel Receive Select Register 1 */
1807#define SPORT2_MRCS2 0xFFC02558 /* SPORT2 Multi channel Receive Select Register 2 */
1808#define SPORT2_MRCS3 0xFFC0255C /* SPORT2 Multi channel Receive Select Register 3 */
1809#define SPORT2_MTCS0 0xFFC02540 /* SPORT2 Multi channel Transmit Select Register 0 */
1810#define SPORT2_MTCS1 0xFFC02544 /* SPORT2 Multi channel Transmit Select Register 1 */
1811#define SPORT2_MTCS2 0xFFC02548 /* SPORT2 Multi channel Transmit Select Register 2 */
1812#define SPORT2_MTCS3 0xFFC0254C /* SPORT2 Multi channel Transmit Select Register 3 */
1813#define SPORT3_TCR1 0xFFC02600 /* SPORT3 Transmit Configuration 1 Register */
1814#define SPORT3_TCR2 0xFFC02604 /* SPORT3 Transmit Configuration 2 Register */
1815#define SPORT3_TCLKDIV 0xFFC02608 /* SPORT3 Transmit Serial Clock Divider Register */
1816#define SPORT3_TFSDIV 0xFFC0260C /* SPORT3 Transmit Frame Sync Divider Register */
1817#define SPORT3_TX 0xFFC02610 /* SPORT3 Transmit Data Register */
1818#define SPORT3_RCR1 0xFFC02620 /* SPORT3 Receive Configuration 1 Register */
1819#define SPORT3_RCR2 0xFFC02624 /* SPORT3 Receive Configuration 2 Register */
1820#define SPORT3_RCLKDIV 0xFFC02628 /* SPORT3 Receive Serial Clock Divider Register */
1821#define SPORT3_RFSDIV 0xFFC0262C /* SPORT3 Receive Frame Sync Divider Register */
1822#define SPORT3_RX 0xFFC02618 /* SPORT3 Receive Data Register */
1823#define SPORT3_STAT 0xFFC02630 /* SPORT3 Status Register */
1824#define SPORT3_MCMC1 0xFFC02638 /* SPORT3 Multi channel Configuration Register 1 */
1825#define SPORT3_MCMC2 0xFFC0263C /* SPORT3 Multi channel Configuration Register 2 */
1826#define SPORT3_CHNL 0xFFC02634 /* SPORT3 Current Channel Register */
1827#define SPORT3_MRCS0 0xFFC02650 /* SPORT3 Multi channel Receive Select Register 0 */
1828#define SPORT3_MRCS1 0xFFC02654 /* SPORT3 Multi channel Receive Select Register 1 */
1829#define SPORT3_MRCS2 0xFFC02658 /* SPORT3 Multi channel Receive Select Register 2 */
1830#define SPORT3_MRCS3 0xFFC0265C /* SPORT3 Multi channel Receive Select Register 3 */
1831#define SPORT3_MTCS0 0xFFC02640 /* SPORT3 Multi channel Transmit Select Register 0 */
1832#define SPORT3_MTCS1 0xFFC02644 /* SPORT3 Multi channel Transmit Select Register 1 */
1833#define SPORT3_MTCS2 0xFFC02648 /* SPORT3 Multi channel Transmit Select Register 2 */
1834#define SPORT3_MTCS3 0xFFC0264C /* SPORT3 Multi channel Transmit Select Register 3 */
1835#define UART0_DLL 0xFFC00400 /* Divisor Latch Low Byte */
1836#define UART0_DLH 0xFFC00404 /* Divisor Latch High Byte */
1837#define UART0_GCTL 0xFFC00408 /* Global Control Register */
1838#define UART0_LCR 0xFFC0040C /* Line Control Register */
1839#define UART0_MCR 0xFFC00410 /* Modem Control Register */
1840#define UART0_LSR 0xFFC00414 /* Line Status Register */
1841#define UART0_MSR 0xFFC00418 /* Modem Status Register */
1842#define UART0_SCR 0xFFC0041C /* Scratch Register */
1843#define UART0_IER_SET 0xFFC00420 /* Interrupt Enable Register Set */
1844#define UART0_IER_CLEAR 0xFFC00424 /* Interrupt Enable Register Clear */
1845#define UART0_THR 0xFFC00428 /* Transmit Hold Register */
1846#define UART0_RBR 0xFFC0042C /* Receive Buffer Register */
1847#define UART1_DLL 0xFFC02000 /* Divisor Latch Low Byte */
1848#define UART1_DLH 0xFFC02004 /* Divisor Latch High Byte */
1849#define UART1_GCTL 0xFFC02008 /* Global Control Register */
1850#define UART1_LCR 0xFFC0200C /* Line Control Register */
1851#define UART1_MCR 0xFFC02010 /* Modem Control Register */
1852#define UART1_LSR 0xFFC02014 /* Line Status Register */
1853#define UART1_MSR 0xFFC02018 /* Modem Status Register */
1854#define UART1_SCR 0xFFC0201C /* Scratch Register */
1855#define UART1_IER_SET 0xFFC02020 /* Interrupt Enable Register Set */
1856#define UART1_IER_CLEAR 0xFFC02024 /* Interrupt Enable Register Clear */
1857#define UART1_THR 0xFFC02028 /* Transmit Hold Register */
1858#define UART1_RBR 0xFFC0202C /* Receive Buffer Register */
1859#define UART2_DLL 0xFFC02100 /* Divisor Latch Low Byte */
1860#define UART2_DLH 0xFFC02104 /* Divisor Latch High Byte */
1861#define UART2_GCTL 0xFFC02108 /* Global Control Register */
1862#define UART2_LCR 0xFFC0210C /* Line Control Register */
1863#define UART2_MCR 0xFFC02110 /* Modem Control Register */
1864#define UART2_LSR 0xFFC02114 /* Line Status Register */
1865#define UART2_MSR 0xFFC02118 /* Modem Status Register */
1866#define UART2_SCR 0xFFC0211C /* Scratch Register */
1867#define UART2_IER_SET 0xFFC02120 /* Interrupt Enable Register Set */
1868#define UART2_IER_CLEAR 0xFFC02124 /* Interrupt Enable Register Clear */
1869#define UART2_THR 0xFFC02128 /* Transmit Hold Register */
1870#define UART2_RBR 0xFFC0212C /* Receive Buffer Register */
1871#define UART3_DLL 0xFFC03100 /* Divisor Latch Low Byte */
1872#define UART3_DLH 0xFFC03104 /* Divisor Latch High Byte */
1873#define UART3_GCTL 0xFFC03108 /* Global Control Register */
1874#define UART3_LCR 0xFFC0310C /* Line Control Register */
1875#define UART3_MCR 0xFFC03110 /* Modem Control Register */
1876#define UART3_LSR 0xFFC03114 /* Line Status Register */
1877#define UART3_MSR 0xFFC03118 /* Modem Status Register */
1878#define UART3_SCR 0xFFC0311C /* Scratch Register */
1879#define UART3_IER_SET 0xFFC03120 /* Interrupt Enable Register Set */
1880#define UART3_IER_CLEAR 0xFFC03124 /* Interrupt Enable Register Clear */
1881#define UART3_THR 0xFFC03128 /* Transmit Hold Register */
1882#define UART3_RBR 0xFFC0312C /* Receive Buffer Register */
1883#define USB_FADDR 0xFFC03C00 /* Function address register */
1884#define USB_POWER 0xFFC03C04 /* Power management register */
1885#define USB_INTRTX 0xFFC03C08 /* Interrupt register for endpoint 0 and Tx endpoint 1 to 7 */
1886#define USB_INTRRX 0xFFC03C0C /* Interrupt register for Rx endpoints 1 to 7 */
1887#define USB_INTRTXE 0xFFC03C10 /* Interrupt enable register for IntrTx */
1888#define USB_INTRRXE 0xFFC03C14 /* Interrupt enable register for IntrRx */
1889#define USB_INTRUSB 0xFFC03C18 /* Interrupt register for common USB interrupts */
1890#define USB_INTRUSBE 0xFFC03C1C /* Interrupt enable register for IntrUSB */
1891#define USB_FRAME 0xFFC03C20 /* USB frame number */
1892#define USB_INDEX 0xFFC03C24 /* Index register for selecting the indexed endpoint registers */
1893#define USB_TESTMODE 0xFFC03C28 /* Enabled USB 20 test modes */
1894#define USB_GLOBINTR 0xFFC03C2C /* Global Interrupt Mask register and Wakeup Exception Interrupt */
1895#define USB_GLOBAL_CTL 0xFFC03C30 /* Global Clock Control for the core */
1896#define USB_TX_MAX_PACKET 0xFFC03C40 /* Maximum packet size for Host Tx endpoint */
1897#define USB_CSR0 0xFFC03C44 /* Control Status register for endpoint 0 and Control Status register for Host Tx endpoint */
1898#define USB_TXCSR 0xFFC03C44 /* Control Status register for endpoint 0 and Control Status register for Host Tx endpoint */
1899#define USB_RX_MAX_PACKET 0xFFC03C48 /* Maximum packet size for Host Rx endpoint */
1900#define USB_RXCSR 0xFFC03C4C /* Control Status register for Host Rx endpoint */
1901#define USB_COUNT0 0xFFC03C50 /* Number of bytes received in endpoint 0 FIFO and Number of bytes received in Host Tx endpoint */
1902#define USB_RXCOUNT 0xFFC03C50 /* Number of bytes received in endpoint 0 FIFO and Number of bytes received in Host Tx endpoint */
1903#define USB_TXTYPE 0xFFC03C54 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint */
1904#define USB_NAKLIMIT0 0xFFC03C58 /* Sets the NAK response timeout on Endpoint 0 and on Bulk transfers for Host Tx endpoint */
1905#define USB_TXINTERVAL 0xFFC03C58 /* Sets the NAK response timeout on Endpoint 0 and on Bulk transfers for Host Tx endpoint */
1906#define USB_RXTYPE 0xFFC03C5C /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint */
1907#define USB_RXINTERVAL 0xFFC03C60 /* Sets the polling interval for Interrupt and Isochronous transfers or the NAK response timeout on Bulk transfers */
1908#define USB_TXCOUNT 0xFFC03C68 /* Number of bytes to be written to the selected endpoint Tx FIFO */
1909#define USB_EP0_FIFO 0xFFC03C80 /* Endpoint 0 FIFO */
1910#define USB_EP1_FIFO 0xFFC03C88 /* Endpoint 1 FIFO */
1911#define USB_EP2_FIFO 0xFFC03C90 /* Endpoint 2 FIFO */
1912#define USB_EP3_FIFO 0xFFC03C98 /* Endpoint 3 FIFO */
1913#define USB_EP4_FIFO 0xFFC03CA0 /* Endpoint 4 FIFO */
1914#define USB_EP5_FIFO 0xFFC03CA8 /* Endpoint 5 FIFO */
1915#define USB_EP6_FIFO 0xFFC03CB0 /* Endpoint 6 FIFO */
1916#define USB_EP7_FIFO 0xFFC03CB8 /* Endpoint 7 FIFO */
1917#define USB_OTG_DEV_CTL 0xFFC03D00 /* OTG Device Control Register */
1918#define USB_OTG_VBUS_IRQ 0xFFC03D04 /* OTG VBUS Control Interrupts */
1919#define USB_OTG_VBUS_MASK 0xFFC03D08 /* VBUS Control Interrupt Enable */
1920#define USB_LINKINFO 0xFFC03D48 /* Enables programming of some PHY-side delays */
1921#define USB_VPLEN 0xFFC03D4C /* Determines duration of VBUS pulse for VBUS charging */
1922#define USB_HS_EOF1 0xFFC03D50 /* Time buffer for High-Speed transactions */
1923#define USB_FS_EOF1 0xFFC03D54 /* Time buffer for Full-Speed transactions */
1924#define USB_LS_EOF1 0xFFC03D58 /* Time buffer for Low-Speed transactions */
1925#define USB_APHY_CNTRL 0xFFC03DE0 /* Register that increases visibility of Analog PHY */
1926#define USB_APHY_CALIB 0xFFC03DE4 /* Register used to set some calibration values */
1927#define USB_APHY_CNTRL2 0xFFC03DE8 /* Register used to prevent re-enumeration once Moab goes into hibernate mode */
1928#define USB_PHY_TEST 0xFFC03DEC /* Used for reducing simulation time and simplifies FIFO testability */
1929#define USB_PLLOSC_CTRL 0xFFC03DF0 /* Used to program different parameters for USB PLL and Oscillator */
1930#define USB_SRP_CLKDIV 0xFFC03DF4 /* Used to program clock divide value for the clock fed to the SRP detection logic */
1931#define USB_EP_NI0_TXMAXP 0xFFC03E00 /* Maximum packet size for Host Tx endpoint0 */
1932#define USB_EP_NI0_TXCSR 0xFFC03E04 /* Control Status register for endpoint 0 */
1933#define USB_EP_NI0_RXMAXP 0xFFC03E08 /* Maximum packet size for Host Rx endpoint0 */
1934#define USB_EP_NI0_RXCSR 0xFFC03E0C /* Control Status register for Host Rx endpoint0 */
1935#define USB_EP_NI0_RXCOUNT 0xFFC03E10 /* Number of bytes received in endpoint 0 FIFO */
1936#define USB_EP_NI0_TXTYPE 0xFFC03E14 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint0 */
1937#define USB_EP_NI0_TXINTERVAL 0xFFC03E18 /* Sets the NAK response timeout on Endpoint 0 */
1938#define USB_EP_NI0_RXTYPE 0xFFC03E1C /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint0 */
1939#define USB_EP_NI0_RXINTERVAL 0xFFC03E20 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint0 */
1940#define USB_EP_NI0_TXCOUNT 0xFFC03E28 /* Number of bytes to be written to the endpoint0 Tx FIFO */
1941#define USB_EP_NI1_TXMAXP 0xFFC03E40 /* Maximum packet size for Host Tx endpoint1 */
1942#define USB_EP_NI1_TXCSR 0xFFC03E44 /* Control Status register for endpoint1 */
1943#define USB_EP_NI1_RXMAXP 0xFFC03E48 /* Maximum packet size for Host Rx endpoint1 */
1944#define USB_EP_NI1_RXCSR 0xFFC03E4C /* Control Status register for Host Rx endpoint1 */
1945#define USB_EP_NI1_RXCOUNT 0xFFC03E50 /* Number of bytes received in endpoint1 FIFO */
1946#define USB_EP_NI1_TXTYPE 0xFFC03E54 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint1 */
1947#define USB_EP_NI1_TXINTERVAL 0xFFC03E58 /* Sets the NAK response timeout on Endpoint1 */
1948#define USB_EP_NI1_RXTYPE 0xFFC03E5C /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint1 */
1949#define USB_EP_NI1_RXINTERVAL 0xFFC03E60 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint1 */
1950#define USB_EP_NI1_TXCOUNT 0xFFC03E68 /* Number of bytes to be written to the+H102 endpoint1 Tx FIFO */
1951#define USB_EP_NI2_TXMAXP 0xFFC03E80 /* Maximum packet size for Host Tx endpoint2 */
1952#define USB_EP_NI2_TXCSR 0xFFC03E84 /* Control Status register for endpoint2 */
1953#define USB_EP_NI2_RXMAXP 0xFFC03E88 /* Maximum packet size for Host Rx endpoint2 */
1954#define USB_EP_NI2_RXCSR 0xFFC03E8C /* Control Status register for Host Rx endpoint2 */
1955#define USB_EP_NI2_RXCOUNT 0xFFC03E90 /* Number of bytes received in endpoint2 FIFO */
1956#define USB_EP_NI2_TXTYPE 0xFFC03E94 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint2 */
1957#define USB_EP_NI2_TXINTERVAL 0xFFC03E98 /* Sets the NAK response timeout on Endpoint2 */
1958#define USB_EP_NI2_RXTYPE 0xFFC03E9C /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint2 */
1959#define USB_EP_NI2_RXINTERVAL 0xFFC03EA0 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint2 */
1960#define USB_EP_NI2_TXCOUNT 0xFFC03EA8 /* Number of bytes to be written to the endpoint2 Tx FIFO */
1961#define USB_EP_NI3_TXMAXP 0xFFC03EC0 /* Maximum packet size for Host Tx endpoint3 */
1962#define USB_EP_NI3_TXCSR 0xFFC03EC4 /* Control Status register for endpoint3 */
1963#define USB_EP_NI3_RXMAXP 0xFFC03EC8 /* Maximum packet size for Host Rx endpoint3 */
1964#define USB_EP_NI3_RXCSR 0xFFC03ECC /* Control Status register for Host Rx endpoint3 */
1965#define USB_EP_NI3_RXCOUNT 0xFFC03ED0 /* Number of bytes received in endpoint3 FIFO */
1966#define USB_EP_NI3_TXTYPE 0xFFC03ED4 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint3 */
1967#define USB_EP_NI3_TXINTERVAL 0xFFC03ED8 /* Sets the NAK response timeout on Endpoint3 */
1968#define USB_EP_NI3_RXTYPE 0xFFC03EDC /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint3 */
1969#define USB_EP_NI3_RXINTERVAL 0xFFC03EE0 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint3 */
1970#define USB_EP_NI3_TXCOUNT 0xFFC03EE8 /* Number of bytes to be written to the H124endpoint3 Tx FIFO */
1971#define USB_EP_NI4_TXMAXP 0xFFC03F00 /* Maximum packet size for Host Tx endpoint4 */
1972#define USB_EP_NI4_TXCSR 0xFFC03F04 /* Control Status register for endpoint4 */
1973#define USB_EP_NI4_RXMAXP 0xFFC03F08 /* Maximum packet size for Host Rx endpoint4 */
1974#define USB_EP_NI4_RXCSR 0xFFC03F0C /* Control Status register for Host Rx endpoint4 */
1975#define USB_EP_NI4_RXCOUNT 0xFFC03F10 /* Number of bytes received in endpoint4 FIFO */
1976#define USB_EP_NI4_TXTYPE 0xFFC03F14 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint4 */
1977#define USB_EP_NI4_TXINTERVAL 0xFFC03F18 /* Sets the NAK response timeout on Endpoint4 */
1978#define USB_EP_NI4_RXTYPE 0xFFC03F1C /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint4 */
1979#define USB_EP_NI4_RXINTERVAL 0xFFC03F20 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint4 */
1980#define USB_EP_NI4_TXCOUNT 0xFFC03F28 /* Number of bytes to be written to the endpoint4 Tx FIFO */
1981#define USB_EP_NI5_TXMAXP 0xFFC03F40 /* Maximum packet size for Host Tx endpoint5 */
1982#define USB_EP_NI5_TXCSR 0xFFC03F44 /* Control Status register for endpoint5 */
1983#define USB_EP_NI5_RXMAXP 0xFFC03F48 /* Maximum packet size for Host Rx endpoint5 */
1984#define USB_EP_NI5_RXCSR 0xFFC03F4C /* Control Status register for Host Rx endpoint5 */
1985#define USB_EP_NI5_RXCOUNT 0xFFC03F50 /* Number of bytes received in endpoint5 FIFO */
1986#define USB_EP_NI5_TXTYPE 0xFFC03F54 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint5 */
1987#define USB_EP_NI5_TXINTERVAL 0xFFC03F58 /* Sets the NAK response timeout on Endpoint5 */
1988#define USB_EP_NI5_RXTYPE 0xFFC03F5C /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint5 */
1989#define USB_EP_NI5_RXINTERVAL 0xFFC03F60 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint5 */
1990#define USB_EP_NI5_TXCOUNT 0xFFC03F68 /* Number of bytes to be written to the H145endpoint5 Tx FIFO */
1991#define USB_EP_NI6_TXMAXP 0xFFC03F80 /* Maximum packet size for Host Tx endpoint6 */
1992#define USB_EP_NI6_TXCSR 0xFFC03F84 /* Control Status register for endpoint6 */
1993#define USB_EP_NI6_RXMAXP 0xFFC03F88 /* Maximum packet size for Host Rx endpoint6 */
1994#define USB_EP_NI6_RXCSR 0xFFC03F8C /* Control Status register for Host Rx endpoint6 */
1995#define USB_EP_NI6_RXCOUNT 0xFFC03F90 /* Number of bytes received in endpoint6 FIFO */
1996#define USB_EP_NI6_TXTYPE 0xFFC03F94 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint6 */
1997#define USB_EP_NI6_TXINTERVAL 0xFFC03F98 /* Sets the NAK response timeout on Endpoint6 */
1998#define USB_EP_NI6_RXTYPE 0xFFC03F9C /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint6 */
1999#define USB_EP_NI6_RXINTERVAL 0xFFC03FA0 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint6 */
2000#define USB_EP_NI6_TXCOUNT 0xFFC03FA8 /* Number of bytes to be written to the endpoint6 Tx FIFO */
2001#define USB_EP_NI7_TXMAXP 0xFFC03FC0 /* Maximum packet size for Host Tx endpoint7 */
2002#define USB_EP_NI7_TXCSR 0xFFC03FC4 /* Control Status register for endpoint7 */
2003#define USB_EP_NI7_RXMAXP 0xFFC03FC8 /* Maximum packet size for Host Rx endpoint7 */
2004#define USB_EP_NI7_RXCSR 0xFFC03FCC /* Control Status register for Host Rx endpoint7 */
2005#define USB_EP_NI7_RXCOUNT 0xFFC03FD0 /* Number of bytes received in endpoint7 FIFO */
2006#define USB_EP_NI7_TXTYPE 0xFFC03FD4 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint7 */
2007#define USB_EP_NI7_TXINTERVAL 0xFFC03FD8 /* Sets the NAK response timeout on Endpoint7 */
2008#define USB_EP_NI7_RXTYPE 0xFFC03FDC /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint7 */
2009#define USB_EP_NI7_RXINTERVAL 0xFFC03FF0 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint7 */
2010#define USB_EP_NI7_TXCOUNT 0xFFC03FF8 /* Number of bytes to be written to the endpoint7 Tx FIFO */
2011#define USB_DMA_INTERRUPT 0xFFC04000 /* Indicates pending interrupts for the DMA channels */
2012#define USB_DMA0_CONTROL 0xFFC04004 /* DMA master channel 0 configuration */
2013#define USB_DMA0_ADDRLOW 0xFFC04008 /* Lower 16-bits of memory source/destination address for DMA master channel 0 */
2014#define USB_DMA0_ADDRHIGH 0xFFC0400C /* Upper 16-bits of memory source/destination address for DMA master channel 0 */
2015#define USB_DMA0_COUNTLOW 0xFFC04010 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 0 */
2016#define USB_DMA0_COUNTHIGH 0xFFC04014 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 0 */
2017#define USB_DMA1_CONTROL 0xFFC04024 /* DMA master channel 1 configuration */
2018#define USB_DMA1_ADDRLOW 0xFFC04028 /* Lower 16-bits of memory source/destination address for DMA master channel 1 */
2019#define USB_DMA1_ADDRHIGH 0xFFC0402C /* Upper 16-bits of memory source/destination address for DMA master channel 1 */
2020#define USB_DMA1_COUNTLOW 0xFFC04030 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 1 */
2021#define USB_DMA1_COUNTHIGH 0xFFC04034 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 1 */
2022#define USB_DMA2_CONTROL 0xFFC04044 /* DMA master channel 2 configuration */
2023#define USB_DMA2_ADDRLOW 0xFFC04048 /* Lower 16-bits of memory source/destination address for DMA master channel 2 */
2024#define USB_DMA2_ADDRHIGH 0xFFC0404C /* Upper 16-bits of memory source/destination address for DMA master channel 2 */
2025#define USB_DMA2_COUNTLOW 0xFFC04050 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 2 */
2026#define USB_DMA2_COUNTHIGH 0xFFC04054 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 2 */
2027#define USB_DMA3_CONTROL 0xFFC04064 /* DMA master channel 3 configuration */
2028#define USB_DMA3_ADDRLOW 0xFFC04068 /* Lower 16-bits of memory source/destination address for DMA master channel 3 */
2029#define USB_DMA3_ADDRHIGH 0xFFC0406C /* Upper 16-bits of memory source/destination address for DMA master channel 3 */
2030#define USB_DMA3_COUNTLOW 0xFFC04070 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 3 */
2031#define USB_DMA3_COUNTHIGH 0xFFC04074 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 3 */
2032#define USB_DMA4_CONTROL 0xFFC04084 /* DMA master channel 4 configuration */
2033#define USB_DMA4_ADDRLOW 0xFFC04088 /* Lower 16-bits of memory source/destination address for DMA master channel 4 */
2034#define USB_DMA4_ADDRHIGH 0xFFC0408C /* Upper 16-bits of memory source/destination address for DMA master channel 4 */
2035#define USB_DMA4_COUNTLOW 0xFFC04090 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 4 */
2036#define USB_DMA4_COUNTHIGH 0xFFC04094 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 4 */
2037#define USB_DMA5_CONTROL 0xFFC040A4 /* DMA master channel 5 configuration */
2038#define USB_DMA5_ADDRLOW 0xFFC040A8 /* Lower 16-bits of memory source/destination address for DMA master channel 5 */
2039#define USB_DMA5_ADDRHIGH 0xFFC040AC /* Upper 16-bits of memory source/destination address for DMA master channel 5 */
2040#define USB_DMA5_COUNTLOW 0xFFC040B0 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 5 */
2041#define USB_DMA5_COUNTHIGH 0xFFC040B4 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 5 */
2042#define USB_DMA6_CONTROL 0xFFC040C4 /* DMA master channel 6 configuration */
2043#define USB_DMA6_ADDRLOW 0xFFC040C8 /* Lower 16-bits of memory source/destination address for DMA master channel 6 */
2044#define USB_DMA6_ADDRHIGH 0xFFC040CC /* Upper 16-bits of memory source/destination address for DMA master channel 6 */
2045#define USB_DMA6_COUNTLOW 0xFFC040D0 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 6 */
2046#define USB_DMA6_COUNTHIGH 0xFFC040D4 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 6 */
2047#define USB_DMA7_CONTROL 0xFFC040E4 /* DMA master channel 7 configuration */
2048#define USB_DMA7_ADDRLOW 0xFFC040E8 /* Lower 16-bits of memory source/destination address for DMA master channel 7 */
2049#define USB_DMA7_ADDRHIGH 0xFFC040EC /* Upper 16-bits of memory source/destination address for DMA master channel 7 */
2050#define USB_DMA7_COUNTLOW 0xFFC040F0 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 7 */
2051#define USB_DMA7_COUNTHIGH 0xFFC040F4 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 7 */
2052
2053#endif /* __BFIN_DEF_ADSP_EDN_BF549_extended__ */