blob: f8f53e8f3782e2edfd1967312c8c665cac62c559 [file] [log] [blame]
Dirk Eibachd7b26d52008-10-08 15:37:50 +02001/*
2 * (C) Copyright 2007-2008
3 * Dirk Eibach, Guntermann & Drunck GmbH, eibach@gdsys.de
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#ifndef __CONFIG_H
25#define __CONFIG_H
26
27
28#define CONFIG_405EP 1 /* this is a PPC405 CPU */
29#define CONFIG_4xx 1 /* member of PPC4xx family */
30#define CONFIG_NEO 1 /* on a Neo board */
31
32/*
33 * Include common defines/options for all AMCC eval boards
34 */
35#define CONFIG_HOSTNAME neo
36#include "amcc-common.h"
37
38#define CONFIG_BOARD_EARLY_INIT_F /* call board_early_init_f */
39
40#define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */
41
42/*
43 * Configure PLL
44 */
45#define PLLMR0_DEFAULT PLLMR0_266_133_66_33
46#define PLLMR1_DEFAULT PLLMR1_266_133_66_33
47
48/* new uImage format support */
49#define CONFIG_FIT
50#define CONFIG_FIT_VERBOSE /* enable fit_format_{error,warning}() */
51
52#define CONFIG_ENV_IS_IN_FLASH /* use FLASH for environment vars */
53
54/*
55 * Default environment variables
56 */
57#define CONFIG_EXTRA_ENV_SETTINGS \
58 CONFIG_AMCC_DEF_ENV \
59 CONFIG_AMCC_DEF_ENV_POWERPC \
60 CONFIG_AMCC_DEF_ENV_NOR_UPD \
61 "kernel_addr=fc000000\0" \
62 "fdt_addr=fc1e0000\0" \
63 "ramdisk_addr=fc200000\0" \
64 ""
65
66#define CONFIG_PHY_ADDR 4 /* PHY address */
67#define CONFIG_HAS_ETH0
68#define CONFIG_HAS_ETH1
69#define CONFIG_PHY1_ADDR 0xc /* EMAC1 PHY address */
70#define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ
71
72/*
73 * Commands additional to the ones defined in amcc-common.h
74 */
75#define CONFIG_CMD_CACHE
76#define CONFIG_CMD_DATE
77#define CONFIG_CMD_DTT
78#undef CONFIG_CMD_EEPROM
79
80/*
81 * SDRAM configuration (please see cpu/ppc/sdram.[ch])
82 */
83#define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
84
85/* SDRAM timings used in datasheet */
86#define CONFIG_SYS_SDRAM_CL 3 /* CAS latency */
87#define CONFIG_SYS_SDRAM_tRP 20 /* PRECHARGE command period */
88#define CONFIG_SYS_SDRAM_tRC 66 /* ACTIVE-to-ACTIVE command period */
89#define CONFIG_SYS_SDRAM_tRCD 20 /* ACTIVE-to-READ delay */
90#define CONFIG_SYS_SDRAM_tRFC 66 /* Auto refresh period */
91
92/*
93 * If CONFIG_SYS_EXT_SERIAL_CLOCK, then the UART divisor is 1.
94 * If CONFIG_SYS_405_UART_ERRATA_59, then UART divisor is 31.
95 * Otherwise, UART divisor is determined by CPU Clock and CONFIG_SYS_BASE_BAUD value.
96 * The Linux BASE_BAUD define should match this configuration.
97 * baseBaud = cpuClock/(uartDivisor*16)
98 * If CONFIG_SYS_405_UART_ERRATA_59 and 200MHz CPU clock,
99 * set Linux BASE_BAUD to 403200.
100 */
Stefan Roese550650d2010-09-20 16:05:31 +0200101#define CONFIG_CONS_INDEX 1 /* Use UART0 */
102#define CONFIG_SYS_NS16550
103#define CONFIG_SYS_NS16550_SERIAL
104#define CONFIG_SYS_NS16550_REG_SIZE 1
105#define CONFIG_SYS_NS16550_CLK get_serial_clock()
106
Dirk Eibachd7b26d52008-10-08 15:37:50 +0200107#undef CONFIG_SYS_EXT_SERIAL_CLOCK /* external serial clock */
108#undef CONFIG_SYS_405_UART_ERRATA_59 /* 405GP/CR Rev. D silicon */
109#define CONFIG_SYS_BASE_BAUD 691200
110
111/*
112 * I2C stuff
113 */
114#define CONFIG_SYS_I2C_SPEED 100000 /* I2C speed and slave address */
115
116/* RTC */
117#define CONFIG_RTC_DS1337
118#define CONFIG_SYS_I2C_RTC_ADDR 0x68
119
120/* Temp sensor/hwmon/dtt */
121#define CONFIG_DTT_LM63 1 /* National LM63 */
122#define CONFIG_DTT_SENSORS { 0 } /* Sensor addresses */
123#define CONFIG_DTT_PWM_LOOKUPTABLE \
124 { { 40, 10 }, { 50, 20 }, { 60, 40 } }
125#define CONFIG_DTT_TACH_LIMIT 0xa10
126
127/*
128 * FLASH organization
129 */
130#define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */
131#define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
132
133#define CONFIG_SYS_FLASH_BASE 0xFC000000
134#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
135
136#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
137#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
138
139#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
140#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
141
142#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
143#define CONFIG_SYS_FLASH_PROTECTION 1 /* use hardware flash protection */
144
145#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
146#define CONFIG_SYS_FLASH_QUIET_TEST 1 /* don't warn upon unknown flash */
147
148#ifdef CONFIG_ENV_IS_IN_FLASH
149#define CONFIG_ENV_SECT_SIZE 0x20000 /* size of one complete sector */
150#define CONFIG_ENV_ADDR ((-CONFIG_SYS_MONITOR_LEN)-CONFIG_ENV_SECT_SIZE)
151#define CONFIG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */
152
153/* Address and size of Redundant Environment Sector */
154#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE)
155#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
156#endif
157
158/*
159 * PPC405 GPIO Configuration
160 */
161#define CONFIG_SYS_4xx_GPIO_TABLE { /* GPIO Alternate1 */ \
162{ \
163/* GPIO Core 0 */ \
164{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO0 PerBLast */ \
165{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO1 TS1E */ \
166{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO2 TS2E */ \
167{ GPIO_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO3 TS1O */ \
168{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO4 TS2O */ \
169{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO5 TS3 */ \
170{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO6 TS4 */ \
171{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO7 TS5 */ \
172{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO8 TS6 */ \
173{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO9 TrcClk */ \
174{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO10 PerCS1 */ \
175{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO11 PerCS2 */ \
176{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO12 PerCS3 */ \
177{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO13 PerCS4 */ \
178{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO14 PerAddr03 */ \
179{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO15 PerAddr04 */ \
180{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO16 PerAddr05 */ \
181{ GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO17 IRQ0 */ \
182{ GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO18 IRQ1 */ \
183{ GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO19 IRQ2 */ \
184{ GPIO_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO20 IRQ3 */ \
185{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO21 IRQ4 */ \
186{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO22 IRQ5 */ \
187{ GPIO_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO23 IRQ6 */ \
188{ GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO24 UART0_DCD */ \
189{ GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO25 UART0_DSR */ \
190{ GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO26 UART0_RI */ \
191{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO27 UART0_DTR */ \
192{ GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO28 UART1_Rx */ \
193{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO29 UART1_Tx */ \
194{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO30 RejectPkt0 */ \
195{ GPIO_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO31 RejectPkt1 */ \
196} \
197}
198
199/*
200 * Definitions for initial stack pointer and data area (in data cache)
201 */
202/* use on chip memory (OCM) for temperary stack until sdram is tested */
203#define CONFIG_SYS_TEMP_STACK_OCM 1
204
205/* On Chip Memory location */
206#define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
207#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
208#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */
209#define CONFIG_SYS_INIT_RAM_END CONFIG_SYS_OCM_DATA_SIZE /* End of used area in RAM */
210
211#define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
212#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
213#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
214
215/*
216 * External Bus Controller (EBC) Setup
217 */
218
219/* Memory Bank 0 (NOR-FLASH) initialization */
220#define CONFIG_SYS_EBC_PB0AP 0x92015480
221#define CONFIG_SYS_EBC_PB0CR 0xFC0DA000 /* BAS=0xFC0,BS=64MB,BU=R/W,BW=16bit */
222
223/* Memory Bank 1 (NVRAM) initialization */
224#define CONFIG_SYS_EBC_PB1AP 0x92015480
225#define CONFIG_SYS_EBC_PB1CR 0xFB85A000 /* BAS=0xFF8,BS=4MB,BU=R/W,BW=8bit */
226
227/* Memory Bank 2 (FPGA) initialization */
228#define CONFIG_FPGA_BASE 0x7f100000
229#define CONFIG_SYS_EBC_PB2AP 0x92015480
230#define CONFIG_SYS_EBC_PB2CR 0x7f11a000 /* BAS=0x7f1,BS=1MB,BU=R/W,BW=16bit */
231
232/* Memory Bank 3 (Latches) initialization */
233#define CONFIG_SYS_EBC_PB3AP 0x92015480
234#define CONFIG_SYS_EBC_PB3CR 0x7f21a000 /* BAS=0x7f2,BS=1MB,BU=R/W,BW=16bit */
235
236#endif /* __CONFIG_H */