blob: 8e4a66d23e44a65a9d9633b44fb79125a83e7c8d [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Jon Loeligerdebb7352006-04-26 17:58:56 -05002/*
3 * (C) Copyright 2000-2002
4 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5 *
6 * (C) Copyright 2002 (440 port)
7 * Scott McNutt, Artesyn Communication Producs, smcnutt@artsyncp.com
8 *
9 * (C) Copyright 2003 Motorola Inc. (MPC85xx port)
10 * Xianghua Xiao (X.Xiao@motorola.com)
11 *
Jon Loeligercfc7a7f2007-08-02 14:42:20 -050012 * (C) Copyright 2004, 2007 Freescale Semiconductor. (MPC86xx Port)
Jon Loeligerc934f652006-05-31 13:55:35 -050013 * Jeff Brown
Jon Loeligerdebb7352006-04-26 17:58:56 -050014 * Srikanth Srinivasan (srikanth.srinivasan@freescale.com)
Jon Loeligerdebb7352006-04-26 17:58:56 -050015 */
16
17#include <common.h>
Simon Glassc30b7ad2019-11-14 12:57:41 -070018#include <irq_func.h>
Jon Loeligerdebb7352006-04-26 17:58:56 -050019#include <mpc86xx.h>
20#include <command.h>
Simon Glass049f8d62019-12-28 10:44:59 -070021#include <time.h>
Jon Loeligerdebb7352006-04-26 17:58:56 -050022#include <asm/processor.h>
John Schmollercc1dd332011-03-10 16:09:26 -060023#ifdef CONFIG_POST
24#include <post.h>
25#endif
Jon Loeligerdebb7352006-04-26 17:58:56 -050026
Tom Rinideff9b12017-08-13 22:44:37 -040027void interrupt_init_cpu(unsigned *decrementer_count)
Jon Loeligerdebb7352006-04-26 17:58:56 -050028{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020029 volatile immap_t *immr = (immap_t *)CONFIG_SYS_IMMR;
Kumar Gala5c7cbcd2008-08-19 15:05:34 -050030 volatile ccsr_pic_t *pic = &immr->im_pic;
Haiying Wang9964a4d2006-12-07 10:35:55 -060031
John Schmollercc1dd332011-03-10 16:09:26 -060032#ifdef CONFIG_POST
33 /*
34 * The POST word is stored in the PIC's TFRR register which gets
35 * cleared when the PIC is reset. Save it off so we can restore it
36 * later.
37 */
38 ulong post_word = post_word_load();
39#endif
40
Kumar Gala5c7cbcd2008-08-19 15:05:34 -050041 pic->gcr = MPC86xx_PICGCR_RST;
42 while (pic->gcr & MPC86xx_PICGCR_RST)
43 ;
44 pic->gcr = MPC86xx_PICGCR_MODE;
Jon Loeligerdebb7352006-04-26 17:58:56 -050045
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020046 *decrementer_count = get_tbclk() / CONFIG_SYS_HZ;
Christophe Leroy08dd9882017-07-13 15:10:08 +020047 debug("interrupt init: tbclk() = %ld MHz, decrementer_count = %d\n",
Jon Loeligerffff3ae2006-08-22 12:06:18 -050048 (get_tbclk() / 1000000),
Kumar Gala5c7cbcd2008-08-19 15:05:34 -050049 *decrementer_count);
Jon Loeliger5c9efb32006-04-27 10:15:16 -050050
Jon Loeligercfc7a7f2007-08-02 14:42:20 -050051#ifdef CONFIG_INTERRUPTS
Jon Loeligercfc7a7f2007-08-02 14:42:20 -050052
53 pic->iivpr1 = 0x810001; /* 50220 enable mcm interrupts */
Marek Vasut7f2229b2011-10-21 14:17:27 +000054 debug("iivpr1@%p = %x\n", &pic->iivpr1, pic->iivpr1);
Jon Loeligercfc7a7f2007-08-02 14:42:20 -050055
56 pic->iivpr2 = 0x810002; /* 50240 enable ddr interrupts */
Marek Vasut7f2229b2011-10-21 14:17:27 +000057 debug("iivpr2@%p = %x\n", &pic->iivpr2, pic->iivpr2);
Jon Loeligercfc7a7f2007-08-02 14:42:20 -050058
59 pic->iivpr3 = 0x810003; /* 50260 enable lbc interrupts */
Marek Vasut7f2229b2011-10-21 14:17:27 +000060 debug("iivpr3@%p = %x\n", &pic->iivpr3, pic->iivpr3);
Jon Loeligercfc7a7f2007-08-02 14:42:20 -050061
62#if defined(CONFIG_PCI1) || defined(CONFIG_PCIE1)
63 pic->iivpr8 = 0x810008; /* enable pcie1 interrupts */
Marek Vasut7f2229b2011-10-21 14:17:27 +000064 debug("iivpr8@%p = %x\n", &pic->iivpr8, pic->iivpr8);
Jon Loeligercfc7a7f2007-08-02 14:42:20 -050065#endif
66#if defined(CONFIG_PCI2) || defined(CONFIG_PCIE2)
67 pic->iivpr9 = 0x810009; /* enable pcie2 interrupts */
Marek Vasut7f2229b2011-10-21 14:17:27 +000068 debug("iivpr9@%p = %x\n", &pic->iivpr9, pic->iivpr9);
Jon Loeligercfc7a7f2007-08-02 14:42:20 -050069#endif
70
71 pic->ctpr = 0; /* 40080 clear current task priority register */
72#endif
73
John Schmollercc1dd332011-03-10 16:09:26 -060074#ifdef CONFIG_POST
75 post_word_store(post_word);
76#endif
Jon Loeligerdebb7352006-04-26 17:58:56 -050077}
78
Jon Loeligerdebb7352006-04-26 17:58:56 -050079/*
80 * timer_interrupt - gets called when the decrementer overflows,
81 * with interrupts disabled.
82 * Trivial implementation - no need to be really accurate.
83 */
Jon Loeligerffff3ae2006-08-22 12:06:18 -050084void timer_interrupt_cpu(struct pt_regs *regs)
Jon Loeligerdebb7352006-04-26 17:58:56 -050085{
86 /* nothing to do here */
Jon Loeligerdebb7352006-04-26 17:58:56 -050087}
88
Jon Loeligerdebb7352006-04-26 17:58:56 -050089/*
90 * Install and free a interrupt handler. Not implemented yet.
91 */
Jon Loeligerffff3ae2006-08-22 12:06:18 -050092void irq_install_handler(int vec, interrupt_handler_t *handler, void *arg)
Jon Loeligerdebb7352006-04-26 17:58:56 -050093{
Jon Loeligerdebb7352006-04-26 17:58:56 -050094}
95
Jon Loeligerffff3ae2006-08-22 12:06:18 -050096void irq_free_handler(int vec)
Jon Loeligerdebb7352006-04-26 17:58:56 -050097{
Jon Loeligerdebb7352006-04-26 17:58:56 -050098}
99
Jon Loeligerc934f652006-05-31 13:55:35 -0500100/*
Jon Loeligerdebb7352006-04-26 17:58:56 -0500101 * irqinfo - print information about PCI devices,not implemented.
Jon Loeligerdebb7352006-04-26 17:58:56 -0500102 */
Simon Glass09140112020-05-10 11:40:03 -0600103int do_irqinfo(struct cmd_tbl *cmdtp, int flag, int argc, char *const argv[])
Jon Loeligerdebb7352006-04-26 17:58:56 -0500104{
Jon Loeligerdebb7352006-04-26 17:58:56 -0500105 return 0;
106}
107
108/*
109 * Handle external interrupts
110 */
Jon Loeligerffff3ae2006-08-22 12:06:18 -0500111void external_interrupt(struct pt_regs *regs)
Jon Loeligerdebb7352006-04-26 17:58:56 -0500112{
Simon Glass9d3915b2019-11-14 12:57:40 -0700113 puts("external_interrupt(oops!)\n");
Jon Loeligerdebb7352006-04-26 17:58:56 -0500114}