blob: c0a08a8452c417a599e3f7288128518f0faf4aae [file] [log] [blame]
Sergei Poselenov9531a232010-09-09 23:03:31 +02001/*
2 * (C) Copyright 2004
3 * Mark Jonas, Freescale Semiconductor, mark.jonas@motorola.com.
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Sergei Poselenov9531a232010-09-09 23:03:31 +02006 */
7
8#define SDRAM_DDR 1 /* is DDR */
9
10#if defined(CONFIG_MPC5200)
11/* Settings for XLB = 132 MHz */
12#define SDRAM_MODE 0x018D0000
13#define SDRAM_EMODE 0x40010000
14#define SDRAM_CONTROL 0x704f0f00
15#define SDRAM_CONFIG1 0x73722930
16#define SDRAM_CONFIG2 0x47770000
17#define SDRAM_TAPDELAY 0x10000000
18
19#else
20#error CONFIG_MPC5200 not defined
21#endif