blob: a19de079b6e2c6d439ee363914b96006695af15b [file] [log] [blame]
Stefan Roese5568e612005-11-22 13:20:42 +01001/*
Stefan Roese62534be2006-03-17 10:28:24 +01002 * (C) Copyright 2005-2006
Stefan Roese5568e612005-11-22 13:20:42 +01003 * Stefan Roese, DENX Software Engineering, sr@denx.de.
4 *
5 * (C) Copyright 2002 Scott McNutt <smcnutt@artesyncp.com>
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26/************************************************************************
27 * board/config_p3p440.h - configuration for Prodrive P3P440
28 ***********************************************************************/
29
30#ifndef __CONFIG_H
31#define __CONFIG_H
32
33/*-----------------------------------------------------------------------
34 * High Level Configuration Options
35 *----------------------------------------------------------------------*/
36#define CONFIG_P3P440 1 /* Board is P3P440 */
37#define CONFIG_440GP 1 /* Specifc GP support */
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +020038#define CONFIG_440 1 /* ... PPC440 family */
Stefan Roese5568e612005-11-22 13:20:42 +010039#define CONFIG_4xx 1 /* ... PPC4xx family */
40#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
41#define CONFIG_MISC_INIT_R 1 /* Call misc_init_r */
Wolfgang Denk2ae18242010-10-06 09:05:45 +020042
43#define CONFIG_SYS_TEXT_BASE 0xFFFC0000
44
Stefan Roese5568e612005-11-22 13:20:42 +010045#define CONFIG_SYS_CLK_FREQ 33333333 /* external freq to pll */
46
47/*-----------------------------------------------------------------------
48 * Base addresses -- Note these are effective addresses where the
49 * actual resources get mapped (not physical addresses)
50 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020051#define CONFIG_SYS_SDRAM_BASE 0x00000000 /* _must_ be 0 */
52#define CONFIG_SYS_FLASH_BASE 0xff800000 /* start of FLASH */
53#define CONFIG_SYS_MONITOR_BASE 0xfffc0000 /* start of monitor */
54#define CONFIG_SYS_PCI_MEMBASE 0x80000000 /* mapped pci memory */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020055#define CONFIG_SYS_ISRAM_BASE 0xc0000000 /* internal SRAM */
56#define CONFIG_SYS_PCI_BASE 0xd0000000 /* internal PCI regs */
Stefan Roese5568e612005-11-22 13:20:42 +010057
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020058#define CONFIG_SYS_USB_BASE (CONFIG_SYS_PERIPHERAL_BASE + 0x00000000)
Stefan Roese5568e612005-11-22 13:20:42 +010059
60/*-----------------------------------------------------------------------
61 * Initial RAM & stack pointer (placed in internal SRAM)
62 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020063#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_ISRAM_BASE /* Initial RAM address */
Wolfgang Denk553f0982010-10-26 13:32:32 +020064#define CONFIG_SYS_INIT_RAM_SIZE 0x2000 /* Size of used area in RAM */
Stefan Roese5568e612005-11-22 13:20:42 +010065
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +020066#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020067#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
Stefan Roese5568e612005-11-22 13:20:42 +010068
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020069#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon*/
70#define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserve 128 kB for malloc*/
Stefan Roese5568e612005-11-22 13:20:42 +010071
72/*-----------------------------------------------------------------------
73 * DDR SDRAM
74 *----------------------------------------------------------------------*/
75#define CONFIG_SDRAM_BANK0 1 /* init onboard DDR SDRAM bank 0*/
Stefan Roese62534be2006-03-17 10:28:24 +010076#define CONFIG_SDRAM_ECC /* enable ECC support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020077#define CONFIG_SYS_SDRAM_TABLE { \
Stefan Roese62534be2006-03-17 10:28:24 +010078 {(256 << 20), 13, 0x000C4001}, /* 256MB mode 3, 13x10(4)*/ \
79 {(64 << 20), 12, 0x00082001}} /* 64MB mode 2, 12x9(4) */
Stefan Roese5568e612005-11-22 13:20:42 +010080
81/*-----------------------------------------------------------------------
82 * Serial Port
83 *----------------------------------------------------------------------*/
Stefan Roese550650d2010-09-20 16:05:31 +020084#define CONFIG_CONS_INDEX 1 /* Use UART0 */
85#define CONFIG_SYS_NS16550
86#define CONFIG_SYS_NS16550_SERIAL
87#define CONFIG_SYS_NS16550_REG_SIZE 1
88#define CONFIG_SYS_NS16550_CLK get_serial_clock()
89
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020090#undef CONFIG_SYS_EXT_SERIAL_CLOCK
Stefan Roese5568e612005-11-22 13:20:42 +010091#define CONFIG_BAUDRATE 115200
92
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020093#define CONFIG_SYS_BAUDRATE_TABLE \
Stefan Roese5568e612005-11-22 13:20:42 +010094 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
95 57600, 115200, 230400, 460800, 921600 }
96
97/*-----------------------------------------------------------------------
98 * I2C
99 *----------------------------------------------------------------------*/
100#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
101#undef CONFIG_SOFT_I2C /* I2C bit-banged */
Stefan Roesed0b0dca2010-04-01 14:37:24 +0200102#define CONFIG_PPC4XX_I2C /* use PPC4xx driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200103#define CONFIG_SYS_I2C_SPEED 100000 /* I2C speed and slave address */
104#define CONFIG_SYS_I2C_SLAVE 0x7F
105#define CONFIG_SYS_I2C_NOPROBES {0x69} /* Don't probe these addrs */
Stefan Roese5568e612005-11-22 13:20:42 +0100106
107/*-----------------------------------------------------------------------
108 * I2C RTC
109 *----------------------------------------------------------------------*/
110#define CONFIG_RTC_MAX6900 1 /* MAX6900 RTC */
111
112/*-----------------------------------------------------------------------
113 * I2C EEPROM (PCF8594C) for environment
114 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200115#define CONFIG_SYS_I2C_EEPROM_ADDR 0x54 /* EEPROM PCF8594C */
116#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
Stefan Roese5568e612005-11-22 13:20:42 +0100117/* mask of address bits that overflow into the "EEPROM chip address" */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200118#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07
119#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3 /* The Philips PCF8594C has */
Stefan Roese5568e612005-11-22 13:20:42 +0100120 /* 8 byte page write mode using */
121 /* last 3 bits of the address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200122#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 40 /* and takes up to 40 msec */
Stefan Roese5568e612005-11-22 13:20:42 +0100123
124/*-----------------------------------------------------------------------
125 * Default configuration (environment varibles...)
126 *----------------------------------------------------------------------*/
127#define CONFIG_PREBOOT "echo;" \
Wolfgang Denk32bf3d12008-03-03 12:16:44 +0100128 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
Stefan Roese5568e612005-11-22 13:20:42 +0100129 "echo"
130
131#undef CONFIG_BOOTARGS
132
133#define CONFIG_EXTRA_ENV_SETTINGS \
134 "netdev=eth0\0" \
135 "hostname=p3p440\0" \
136 "nfsargs=setenv bootargs root=/dev/nfs rw " \
137 "nfsroot=${serverip}:${rootpath}\0" \
138 "ramargs=setenv bootargs root=/dev/ram rw\0" \
139 "addip=setenv bootargs ${bootargs} " \
140 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
141 ":${hostname}:${netdev}:off panic=1\0" \
142 "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\
143 "flash_nfs=run nfsargs addip addtty;" \
144 "bootm ${kernel_addr}\0" \
145 "flash_self=run ramargs addip addtty;" \
146 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
147 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip addtty;" \
148 "bootm\0" \
149 "rootpath=/opt/eldk/ppc_4xx\0" \
150 "bootfile=/tftpboot/p3p440/uImage\0" \
151 "kernel_addr=ff800000\0" \
152 "ramdisk_addr=ff810000\0" \
153 "load=tftp 100000 /tftpboot/p3p440/u-boot.bin\0" \
154 "update=protect off fffc0000 ffffffff;era fffc0000 ffffffff;" \
155 "cp.b 100000 fffc0000 40000;" \
156 "setenv filesize;saveenv\0" \
Detlev Zundeld8ab58b2008-03-06 16:45:53 +0100157 "upd=run load update\0" \
Stefan Roese2662b402006-04-01 13:41:03 +0200158 "unlock=yes\0" \
Stefan Roese5568e612005-11-22 13:20:42 +0100159 ""
160#define CONFIG_BOOTCOMMAND "run net_nfs"
161
162#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
163
164#define CONFIG_BAUDRATE 115200
165
166#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200167#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
Stefan Roese5568e612005-11-22 13:20:42 +0100168
Ben Warren96e21f82008-10-27 23:50:15 -0700169#define CONFIG_PPC4xx_EMAC
Stefan Roese5568e612005-11-22 13:20:42 +0100170#define CONFIG_MII 1 /* MII PHY management */
171#define CONFIG_PHY_ADDR 0x1c /* PHY address */
172#define CONFIG_HAS_ETH1
173#define CONFIG_PHY1_ADDR 0x1d /* EMAC1 PHY address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200174#define CONFIG_SYS_RX_ETH_BUFFER 32 /* Number of ethernet rx buffers & descriptors */
Stefan Roese5568e612005-11-22 13:20:42 +0100175
176#define CONFIG_NETCONSOLE /* include NetConsole support */
177
Stefan Roese5568e612005-11-22 13:20:42 +0100178
Jon Loeliger26a34562007-07-04 22:33:17 -0500179/*
Jon Loeliger079a1362007-07-10 10:12:10 -0500180 * BOOTP options
181 */
182#define CONFIG_BOOTP_BOOTFILESIZE
183#define CONFIG_BOOTP_BOOTPATH
184#define CONFIG_BOOTP_GATEWAY
185#define CONFIG_BOOTP_HOSTNAME
186
187
188/*
Jon Loeliger26a34562007-07-04 22:33:17 -0500189 * Command line configuration.
190 */
191#include <config_cmd_default.h>
192
193#define CONFIG_CMD_ASKENV
194#define CONFIG_CMD_DATE
195#define CONFIG_CMD_DHCP
196#define CONFIG_CMD_DIAG
197#define CONFIG_CMD_ELF
198#define CONFIG_CMD_I2C
199#define CONFIG_CMD_IRQ
200#define CONFIG_CMD_MII
201#define CONFIG_CMD_NET
202#define CONFIG_CMD_NFS
203#define CONFIG_CMD_PCI
204#define CONFIG_CMD_PING
205#define CONFIG_CMD_REGINFO
206#define CONFIG_CMD_EEPROM
207#define CONFIG_CMD_SNTP
208
Stefan Roese5568e612005-11-22 13:20:42 +0100209
210#undef CONFIG_WATCHDOG /* watchdog disabled */
211
212/*-----------------------------------------------------------------------
213 * Miscellaneous configurable options
214 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200215#define CONFIG_SYS_LONGHELP /* undef to save memory */
216#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeliger26a34562007-07-04 22:33:17 -0500217#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200218#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Stefan Roese5568e612005-11-22 13:20:42 +0100219#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200220#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Stefan Roese5568e612005-11-22 13:20:42 +0100221#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200222#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
223#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
224#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Stefan Roese5568e612005-11-22 13:20:42 +0100225
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200226#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
227#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
Stefan Roese5568e612005-11-22 13:20:42 +0100228
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200229#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
230#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
Stefan Roese5568e612005-11-22 13:20:42 +0100231
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200232#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
Stefan Roese5568e612005-11-22 13:20:42 +0100233
234#define CONFIG_AUTO_COMPLETE 1 /* add autocompletion support */
235#define CONFIG_LOOPW 1 /* enable loopw command */
236#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
237#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
238
239/*-----------------------------------------------------------------------
240 * PCI stuff
241 *----------------------------------------------------------------------*/
242/* General PCI */
243#define CONFIG_PCI /* include pci support */
Gabor Juhos842033e2013-05-30 07:06:12 +0000244#define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */
Stefan Roese5568e612005-11-22 13:20:42 +0100245#define CONFIG_PCI_PNP /* do pci plug-and-play */
246#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200247#define CONFIG_SYS_PCI_TARGBASE 0x80000000 /* PCIaddr mapped to CONFIG_SYS_PCI_MEMBASE */
Stefan Roese5568e612005-11-22 13:20:42 +0100248
249/* Board-specific PCI */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200250#define CONFIG_SYS_PCI_TARGET_INIT /* let board init pci target */
Stefan Roese5568e612005-11-22 13:20:42 +0100251
252#define CONFIG_DISABLE_PISE_TEST /* disable PISE test (PCIX only)*/
253
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200254#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x10e8 /* AMCC */
255#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0xcafe /* Whatever */
Stefan Roese5568e612005-11-22 13:20:42 +0100256
257/*-----------------------------------------------------------------------
258 * External Bus Controller (EBC) Setup
259 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200260#define CONFIG_SYS_FLASH0 0xFF800000
261#define CONFIG_SYS_FLASH1 0xFF000000
262#define CONFIG_SYS_FLASH2 0xFE800000
263#define CONFIG_SYS_FLASH3 0xFE000000
264#define CONFIG_SYS_USB 0xF0000000
Stefan Roese5568e612005-11-22 13:20:42 +0100265
266/* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200267#define CONFIG_SYS_EBC_PB0AP 0x03050200
268#define CONFIG_SYS_EBC_PB0CR (CONFIG_SYS_FLASH0 | 0x7A000) /* BAS=0xFF8,BS=8MB,BU=R/W,BW=16bit */
Stefan Roese5568e612005-11-22 13:20:42 +0100269
270/* Memory Bank 1 (Flash Bank 1, NOR-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200271#define CONFIG_SYS_EBC_PB1AP 0x03050200
272#define CONFIG_SYS_EBC_PB1CR (CONFIG_SYS_FLASH1 | 0x7A000) /* BAS=0xFF8,BS=8MB,BU=R/W,BW=16bit */
Stefan Roese5568e612005-11-22 13:20:42 +0100273
274/* Memory Bank 2 (Flash Bank 2, NOR-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200275#define CONFIG_SYS_EBC_PB2AP 0x03050200
276#define CONFIG_SYS_EBC_PB2CR (CONFIG_SYS_FLASH2 | 0x7A000) /* BAS=0xFF8,BS=8MB,BU=R/W,BW=16bit */
Stefan Roese5568e612005-11-22 13:20:42 +0100277
278/* Memory Bank 3 (Flash Bank 3, NOR-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200279#define CONFIG_SYS_EBC_PB3AP 0x03050200
280#define CONFIG_SYS_EBC_PB3CR (CONFIG_SYS_FLASH3 | 0x7A000) /* BAS=0xFF8,BS=8MB,BU=R/W,BW=16bit */
Stefan Roese5568e612005-11-22 13:20:42 +0100281
282/* Memory Bank 7 (USB controller) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200283#define CONFIG_SYS_EBC_PB7AP 0x02015000
284#define CONFIG_SYS_EBC_PB7CR (CONFIG_SYS_USB | 0xFE000) /* BAS=0xF00,BS=128MB,BU=R/W,BW=16bit*/
Stefan Roese5568e612005-11-22 13:20:42 +0100285
286/*-----------------------------------------------------------------------
287 * FLASH related
288 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200289#define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200290#define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
Stefan Roese5568e612005-11-22 13:20:42 +0100291
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200292#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH3, CONFIG_SYS_FLASH2, CONFIG_SYS_FLASH1, CONFIG_SYS_FLASH0 }
Stefan Roese5568e612005-11-22 13:20:42 +0100293
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200294#define CONFIG_SYS_MAX_FLASH_BANKS 4 /* max number of memory banks */
295#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
Stefan Roese5568e612005-11-22 13:20:42 +0100296
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200297#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
298#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
Stefan Roese5568e612005-11-22 13:20:42 +0100299
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200300#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
301#define CONFIG_SYS_FLASH_PROTECTION 1 /* use hardware flash protection */
Stefan Roese62534be2006-03-17 10:28:24 +0100302
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200303#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
304#define CONFIG_SYS_FLASH_QUIET_TEST 1 /* don't warn upon unknown flash */
Stefan Roese5568e612005-11-22 13:20:42 +0100305
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200306#define CONFIG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */
Stefan Roese5568e612005-11-22 13:20:42 +0100307
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200308#define CONFIG_ENV_SECT_SIZE 0x20000 /* size of one complete sector */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200309#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE-CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200310#define CONFIG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */
Stefan Roese5568e612005-11-22 13:20:42 +0100311
312/* Address and size of Redundant Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200313#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE)
314#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
Stefan Roese5568e612005-11-22 13:20:42 +0100315
316/*
317 * For booting Linux, the board info and command line data
318 * have to be in the first 8 MB of memory, since this is
319 * the maximum mapped by the Linux kernel during initialization.
320 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200321#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Stefan Roese5568e612005-11-22 13:20:42 +0100322
Jon Loeliger26a34562007-07-04 22:33:17 -0500323#if defined(CONFIG_CMD_KGDB)
Stefan Roese5568e612005-11-22 13:20:42 +0100324#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
325#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
326#endif
327#endif /* __CONFIG_H */