blob: 0f0b40085b9712b444bb360c7a5854e47c9bc9e1 [file] [log] [blame]
Wolfgang Denk875c7892005-09-25 16:44:21 +02001/*
2 * (C) Copyright 2002
3 * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 *
23 */
24
25#ifndef _SPARTAN3_H_
26#define _SPARTAN3_H_
27
28#include <xilinx.h>
29
30extern int Spartan3_load( Xilinx_desc *desc, void *image, size_t size );
31extern int Spartan3_dump( Xilinx_desc *desc, void *buf, size_t bsize );
32extern int Spartan3_info( Xilinx_desc *desc );
Wolfgang Denk875c7892005-09-25 16:44:21 +020033
34/* Slave Parallel Implementation function table */
35typedef struct {
36 Xilinx_pre_fn pre;
37 Xilinx_pgm_fn pgm;
38 Xilinx_init_fn init;
39 Xilinx_err_fn err;
40 Xilinx_done_fn done;
41 Xilinx_clk_fn clk;
42 Xilinx_cs_fn cs;
43 Xilinx_wr_fn wr;
44 Xilinx_rdata_fn rdata;
45 Xilinx_wdata_fn wdata;
46 Xilinx_busy_fn busy;
47 Xilinx_abort_fn abort;
48 Xilinx_post_fn post;
Wolfgang Denk875c7892005-09-25 16:44:21 +020049} Xilinx_Spartan3_Slave_Parallel_fns;
50
51/* Slave Serial Implementation function table */
52typedef struct {
53 Xilinx_pre_fn pre;
54 Xilinx_pgm_fn pgm;
55 Xilinx_clk_fn clk;
56 Xilinx_init_fn init;
57 Xilinx_done_fn done;
58 Xilinx_wr_fn wr;
Matthias Fuchs21d39d52007-12-27 17:12:43 +010059 Xilinx_post_fn post;
Wolfgang Wegner89083342009-10-30 16:55:02 +010060 Xilinx_bwr_fn bwr; /* block write function */
Wolfgang Wegnerb0bc8b72010-04-23 11:08:05 +020061 Xilinx_abort_fn abort;
Wolfgang Denk875c7892005-09-25 16:44:21 +020062} Xilinx_Spartan3_Slave_Serial_fns;
63
64/* Device Image Sizes
65 *********************************************************************/
66/* Spartan-III (1.2V) */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020067#define XILINX_XC3S50_SIZE 439264/8
68#define XILINX_XC3S200_SIZE 1047616/8
69#define XILINX_XC3S400_SIZE 1699136/8
70#define XILINX_XC3S1000_SIZE 3223488/8
71#define XILINX_XC3S1500_SIZE 5214784/8
72#define XILINX_XC3S2000_SIZE 7673024/8
73#define XILINX_XC3S4000_SIZE 11316864/8
74#define XILINX_XC3S5000_SIZE 13271936/8
Wolfgang Denk875c7892005-09-25 16:44:21 +020075
Bruce Adler923efd22007-08-10 14:54:47 -070076/* Spartan-3E (v3.4) */
77#define XILINX_XC3S100E_SIZE 581344/8
78#define XILINX_XC3S250E_SIZE 1353728/8
79#define XILINX_XC3S500E_SIZE 2270208/8
80#define XILINX_XC3S1200E_SIZE 3841184/8
81#define XILINX_XC3S1600E_SIZE 5969696/8
82
Wolfgang Denk875c7892005-09-25 16:44:21 +020083/* Descriptor Macros
84 *********************************************************************/
Matthias Fuchs3bff4ff2007-12-27 17:12:56 +010085/* Spartan-III devices */
Wolfgang Denk875c7892005-09-25 16:44:21 +020086#define XILINX_XC3S50_DESC(iface, fn_table, cookie) \
87{ Xilinx_Spartan3, iface, XILINX_XC3S50_SIZE, fn_table, cookie }
88
89#define XILINX_XC3S200_DESC(iface, fn_table, cookie) \
90{ Xilinx_Spartan3, iface, XILINX_XC3S200_SIZE, fn_table, cookie }
91
92#define XILINX_XC3S400_DESC(iface, fn_table, cookie) \
93{ Xilinx_Spartan3, iface, XILINX_XC3S400_SIZE, fn_table, cookie }
94
95#define XILINX_XC3S1000_DESC(iface, fn_table, cookie) \
96{ Xilinx_Spartan3, iface, XILINX_XC3S1000_SIZE, fn_table, cookie }
97
98#define XILINX_XC3S1500_DESC(iface, fn_table, cookie) \
99{ Xilinx_Spartan3, iface, XILINX_XC3S1500_SIZE, fn_table, cookie }
100
101#define XILINX_XC3S2000_DESC(iface, fn_table, cookie) \
Laurent Pincharta07faf72008-09-17 17:57:34 +0200102{ Xilinx_Spartan3, iface, XILINX_XC3S2000_SIZE, fn_table, cookie }
Wolfgang Denk875c7892005-09-25 16:44:21 +0200103
104#define XILINX_XC3S4000_DESC(iface, fn_table, cookie) \
Laurent Pincharta07faf72008-09-17 17:57:34 +0200105{ Xilinx_Spartan3, iface, XILINX_XC3S4000_SIZE, fn_table, cookie }
Wolfgang Denk875c7892005-09-25 16:44:21 +0200106
107#define XILINX_XC3S5000_DESC(iface, fn_table, cookie) \
Laurent Pincharta07faf72008-09-17 17:57:34 +0200108{ Xilinx_Spartan3, iface, XILINX_XC3S5000_SIZE, fn_table, cookie }
Wolfgang Denk875c7892005-09-25 16:44:21 +0200109
Bruce Adler923efd22007-08-10 14:54:47 -0700110/* Spartan-3E devices */
111#define XILINX_XC3S100E_DESC(iface, fn_table, cookie) \
112{ Xilinx_Spartan3, iface, XILINX_XC3S100E_SIZE, fn_table, cookie }
113
114#define XILINX_XC3S250E_DESC(iface, fn_table, cookie) \
115{ Xilinx_Spartan3, iface, XILINX_XC3S250E_SIZE, fn_table, cookie }
116
117#define XILINX_XC3S500E_DESC(iface, fn_table, cookie) \
118{ Xilinx_Spartan3, iface, XILINX_XC3S500E_SIZE, fn_table, cookie }
119
120#define XILINX_XC3S1200E_DESC(iface, fn_table, cookie) \
121{ Xilinx_Spartan3, iface, XILINX_XC3S1200E_SIZE, fn_table, cookie }
122
123#define XILINX_XC3S1600E_DESC(iface, fn_table, cookie) \
124{ Xilinx_Spartan3, iface, XILINX_XC3S1600E_SIZE, fn_table, cookie }
125
Wolfgang Denk875c7892005-09-25 16:44:21 +0200126#endif /* _SPARTAN3_H_ */