blob: 9c8677943ad309f503124c1586d5301949ee6b2e [file] [log] [blame]
Thierry Redingb1c0c732011-11-17 00:10:24 +00001/*
2 * (C) Copyright 2010,2011
3 * NVIDIA Corporation <www.nvidia.com>
Thierry Redinged900c52012-06-04 20:02:24 +00004 * (C) Copyright 2011-2012
Thierry Redingb1c0c732011-11-17 00:10:24 +00005 * Avionic Design GmbH <www.avionic-design.de>
6 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02007 * SPDX-License-Identifier: GPL-2.0+
Thierry Redingb1c0c732011-11-17 00:10:24 +00008 */
9
10#include <common.h>
11#include <ns16550.h>
12#include <asm/io.h>
13#include <asm/gpio.h>
Thierry Redingb1c0c732011-11-17 00:10:24 +000014#include <asm/arch/clock.h>
Simon Glassf4483022012-01-11 12:42:26 +000015#include <asm/arch/funcmux.h>
Thierry Redingb1c0c732011-11-17 00:10:24 +000016#include <asm/arch/pinmux.h>
Tom Warren150c2492012-09-19 15:50:56 -070017#include <asm/arch/tegra.h>
18#include <asm/arch-tegra/board.h>
19#include <asm/arch-tegra/clk_rst.h>
Tom Warren150c2492012-09-19 15:50:56 -070020#include <asm/arch-tegra/sys_proto.h>
21#include <asm/arch-tegra/uart.h>
Thierry Redingb1c0c732011-11-17 00:10:24 +000022
Thierry Reding22d58502012-06-04 20:02:28 +000023#ifdef CONFIG_BOARD_EARLY_INIT_F
24void gpio_early_init(void)
25{
26 gpio_request(GPIO_PI4, NULL);
27 gpio_direction_output(GPIO_PI4, 1);
28}
29#endif
30
Tom Warren1e2d7852012-06-01 08:22:14 +000031#ifdef CONFIG_TEGRA_MMC
Thierry Redingb1c0c732011-11-17 00:10:24 +000032/*
33 * Routine: pin_mux_mmc
34 * Description: setup the pin muxes/tristate values for the SDMMC(s)
35 */
Tom Warrenc9aa8312013-02-21 12:31:30 +000036void pin_mux_mmc(void)
Thierry Redingb1c0c732011-11-17 00:10:24 +000037{
Simon Glassf4483022012-01-11 12:42:26 +000038 funcmux_select(PERIPH_ID_SDMMC4, FUNCMUX_SDMMC4_ATB_GMA_GME_8_BIT);
Thierry Reding79254542012-06-04 20:02:29 +000039 /* for write-protect GPIO PI6 */
Stephen Warren70ad3752014-03-21 12:28:58 -060040 pinmux_tristate_disable(PMUX_PINGRP_ATA);
Thierry Redinged900c52012-06-04 20:02:24 +000041 /* for CD GPIO PH2 */
Stephen Warren70ad3752014-03-21 12:28:58 -060042 pinmux_tristate_disable(PMUX_PINGRP_ATD);
Thierry Redingb1c0c732011-11-17 00:10:24 +000043}
Thierry Redingb1c0c732011-11-17 00:10:24 +000044#endif