Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 42441b8a1a3e8b42459de60bbec6833a31cd6cd5 / . / drivers / net / fec_mxc.h
blob: 5d0d69d5e9a8f9720721b6801ef4a92fc335cd7c [file] [log] [blame]
Ilya Yanok0b23fb32009-07-21 19:32:21 +0400[diff] [blame]1/*
2 * (C) Copyright 2009 Ilya Yanok, Emcraft Systems Ltd <yanok@emcraft.com>
3 * (C) Copyright 2008 Armadeus Systems, nc
4 * (C) Copyright 2008 Eric Jarrige <eric.jarrige@armadeus.org>
5 * (C) Copyright 2007 Pengutronix, Sascha Hauer <s.hauer@pengutronix.de>
6 * (C) Copyright 2007 Pengutronix, Juergen Beisert <j.beisert@pengutronix.de>
7 *
8 * (C) Copyright 2003
9 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
10 *
11 * This file is based on mpc4200fec.h
12 * (C) Copyright Motorola, Inc., 2000
13 *
14 * This program is free software; you can redistribute it and/or
15 * modify it under the terms of the GNU General Public License as
16 * published by the Free Software Foundation; either version 2 of
17 * the License, or (at your option) any later version.
18 *
19 * This program is distributed in the hope that it will be useful,
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 * GNU General Public License for more details.
23 *
24 * You should have received a copy of the GNU General Public License
25 * along with this program; if not, write to the Free Software
26 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
27 * MA 02111-1307 USA
28 *
29 */
30
31
32#ifndef __FEC_MXC_H
33#define __FEC_MXC_H
34
35/**
36 * Layout description of the FEC
37 */
38struct ethernet_regs {
39
40/* [10:2]addr = 00 */
41
42/* Control and status Registers (offset 000-1FF) */
43
44 uint32_t res0[1]; /* MBAR_ETH + 0x000 */
45 uint32_t ievent; /* MBAR_ETH + 0x004 */
46 uint32_t imask; /* MBAR_ETH + 0x008 */
47
48 uint32_t res1[1]; /* MBAR_ETH + 0x00C */
49 uint32_t r_des_active; /* MBAR_ETH + 0x010 */
50 uint32_t x_des_active; /* MBAR_ETH + 0x014 */
51 uint32_t res2[3]; /* MBAR_ETH + 0x018-20 */
52 uint32_t ecntrl; /* MBAR_ETH + 0x024 */
53
54 uint32_t res3[6]; /* MBAR_ETH + 0x028-03C */
55 uint32_t mii_data; /* MBAR_ETH + 0x040 */
56 uint32_t mii_speed; /* MBAR_ETH + 0x044 */
57 uint32_t res4[7]; /* MBAR_ETH + 0x048-60 */
58 uint32_t mib_control; /* MBAR_ETH + 0x064 */
59
60 uint32_t res5[7]; /* MBAR_ETH + 0x068-80 */
61 uint32_t r_cntrl; /* MBAR_ETH + 0x084 */
62 uint32_t res6[15]; /* MBAR_ETH + 0x088-C0 */
63 uint32_t x_cntrl; /* MBAR_ETH + 0x0C4 */
64 uint32_t res7[7]; /* MBAR_ETH + 0x0C8-E0 */
65 uint32_t paddr1; /* MBAR_ETH + 0x0E4 */
66 uint32_t paddr2; /* MBAR_ETH + 0x0E8 */
67 uint32_t op_pause; /* MBAR_ETH + 0x0EC */
68
69 uint32_t res8[10]; /* MBAR_ETH + 0x0F0-114 */
70 uint32_t iaddr1; /* MBAR_ETH + 0x118 */
71 uint32_t iaddr2; /* MBAR_ETH + 0x11C */
72 uint32_t gaddr1; /* MBAR_ETH + 0x120 */
73 uint32_t gaddr2; /* MBAR_ETH + 0x124 */
74 uint32_t res9[7]; /* MBAR_ETH + 0x128-140 */
75
76 uint32_t x_wmrk; /* MBAR_ETH + 0x144 */
77 uint32_t res10[1]; /* MBAR_ETH + 0x148 */
78 uint32_t r_bound; /* MBAR_ETH + 0x14C */
79 uint32_t r_fstart; /* MBAR_ETH + 0x150 */
80 uint32_t res11[11]; /* MBAR_ETH + 0x154-17C */
81 uint32_t erdsr; /* MBAR_ETH + 0x180 */
82 uint32_t etdsr; /* MBAR_ETH + 0x184 */
83 uint32_t emrbr; /* MBAR_ETH + 0x188 */
84 uint32_t res12[29]; /* MBAR_ETH + 0x18C-1FC */
85
86/* MIB COUNTERS (Offset 200-2FF) */
87
88 uint32_t rmon_t_drop; /* MBAR_ETH + 0x200 */
89 uint32_t rmon_t_packets; /* MBAR_ETH + 0x204 */
90 uint32_t rmon_t_bc_pkt; /* MBAR_ETH + 0x208 */
91 uint32_t rmon_t_mc_pkt; /* MBAR_ETH + 0x20C */
92 uint32_t rmon_t_crc_align; /* MBAR_ETH + 0x210 */
93 uint32_t rmon_t_undersize; /* MBAR_ETH + 0x214 */
94 uint32_t rmon_t_oversize; /* MBAR_ETH + 0x218 */
95 uint32_t rmon_t_frag; /* MBAR_ETH + 0x21C */
96 uint32_t rmon_t_jab; /* MBAR_ETH + 0x220 */
97 uint32_t rmon_t_col; /* MBAR_ETH + 0x224 */
98 uint32_t rmon_t_p64; /* MBAR_ETH + 0x228 */
99 uint32_t rmon_t_p65to127; /* MBAR_ETH + 0x22C */
100 uint32_t rmon_t_p128to255; /* MBAR_ETH + 0x230 */
101 uint32_t rmon_t_p256to511; /* MBAR_ETH + 0x234 */
102 uint32_t rmon_t_p512to1023; /* MBAR_ETH + 0x238 */
103 uint32_t rmon_t_p1024to2047; /* MBAR_ETH + 0x23C */
104 uint32_t rmon_t_p_gte2048; /* MBAR_ETH + 0x240 */
105 uint32_t rmon_t_octets; /* MBAR_ETH + 0x244 */
106 uint32_t ieee_t_drop; /* MBAR_ETH + 0x248 */
107 uint32_t ieee_t_frame_ok; /* MBAR_ETH + 0x24C */
108 uint32_t ieee_t_1col; /* MBAR_ETH + 0x250 */
109 uint32_t ieee_t_mcol; /* MBAR_ETH + 0x254 */
110 uint32_t ieee_t_def; /* MBAR_ETH + 0x258 */
111 uint32_t ieee_t_lcol; /* MBAR_ETH + 0x25C */
112 uint32_t ieee_t_excol; /* MBAR_ETH + 0x260 */
113 uint32_t ieee_t_macerr; /* MBAR_ETH + 0x264 */
114 uint32_t ieee_t_cserr; /* MBAR_ETH + 0x268 */
115 uint32_t ieee_t_sqe; /* MBAR_ETH + 0x26C */
116 uint32_t t_fdxfc; /* MBAR_ETH + 0x270 */
117 uint32_t ieee_t_octets_ok; /* MBAR_ETH + 0x274 */
118
119 uint32_t res13[2]; /* MBAR_ETH + 0x278-27C */
120 uint32_t rmon_r_drop; /* MBAR_ETH + 0x280 */
121 uint32_t rmon_r_packets; /* MBAR_ETH + 0x284 */
122 uint32_t rmon_r_bc_pkt; /* MBAR_ETH + 0x288 */
123 uint32_t rmon_r_mc_pkt; /* MBAR_ETH + 0x28C */
124 uint32_t rmon_r_crc_align; /* MBAR_ETH + 0x290 */
125 uint32_t rmon_r_undersize; /* MBAR_ETH + 0x294 */
126 uint32_t rmon_r_oversize; /* MBAR_ETH + 0x298 */
127 uint32_t rmon_r_frag; /* MBAR_ETH + 0x29C */
128 uint32_t rmon_r_jab; /* MBAR_ETH + 0x2A0 */
129
130 uint32_t rmon_r_resvd_0; /* MBAR_ETH + 0x2A4 */
131
132 uint32_t rmon_r_p64; /* MBAR_ETH + 0x2A8 */
133 uint32_t rmon_r_p65to127; /* MBAR_ETH + 0x2AC */
134 uint32_t rmon_r_p128to255; /* MBAR_ETH + 0x2B0 */
135 uint32_t rmon_r_p256to511; /* MBAR_ETH + 0x2B4 */
136 uint32_t rmon_r_p512to1023; /* MBAR_ETH + 0x2B8 */
137 uint32_t rmon_r_p1024to2047; /* MBAR_ETH + 0x2BC */
138 uint32_t rmon_r_p_gte2048; /* MBAR_ETH + 0x2C0 */
139 uint32_t rmon_r_octets; /* MBAR_ETH + 0x2C4 */
140 uint32_t ieee_r_drop; /* MBAR_ETH + 0x2C8 */
141 uint32_t ieee_r_frame_ok; /* MBAR_ETH + 0x2CC */
142 uint32_t ieee_r_crc; /* MBAR_ETH + 0x2D0 */
143 uint32_t ieee_r_align; /* MBAR_ETH + 0x2D4 */
144 uint32_t r_macerr; /* MBAR_ETH + 0x2D8 */
145 uint32_t r_fdxfc; /* MBAR_ETH + 0x2DC */
146 uint32_t ieee_r_octets_ok; /* MBAR_ETH + 0x2E0 */
147
John Rigby740d6ae2010-01-25 23:12:57 -0700[diff] [blame]148 uint32_t res14[7]; /* MBAR_ETH + 0x2E4-2FC */
Ilya Yanok0b23fb32009-07-21 19:32:21 +0400[diff] [blame]149
John Rigby740d6ae2010-01-25 23:12:57 -0700[diff] [blame]150#ifdef CONFIG_MX25
151 uint16_t miigsk_cfgr; /* MBAR_ETH + 0x300 */
152 uint16_t res15[3]; /* MBAR_ETH + 0x302-306 */
153 uint16_t miigsk_enr; /* MBAR_ETH + 0x308 */
154 uint16_t res16[3]; /* MBAR_ETH + 0x30a-30e */
155 uint32_t res17[60]; /* MBAR_ETH + 0x300-3FF */
156#else
Ilya Yanok0b23fb32009-07-21 19:32:21 +0400[diff] [blame]157 uint32_t res15[64]; /* MBAR_ETH + 0x300-3FF */
John Rigby740d6ae2010-01-25 23:12:57 -0700[diff] [blame]158#endif
Ilya Yanok0b23fb32009-07-21 19:32:21 +0400[diff] [blame]159};
160
161#define FEC_IEVENT_HBERR 0x80000000
162#define FEC_IEVENT_BABR 0x40000000
163#define FEC_IEVENT_BABT 0x20000000
164#define FEC_IEVENT_GRA 0x10000000
165#define FEC_IEVENT_TXF 0x08000000
166#define FEC_IEVENT_TXB 0x04000000
167#define FEC_IEVENT_RXF 0x02000000
168#define FEC_IEVENT_RXB 0x01000000
169#define FEC_IEVENT_MII 0x00800000
170#define FEC_IEVENT_EBERR 0x00400000
171#define FEC_IEVENT_LC 0x00200000
172#define FEC_IEVENT_RL 0x00100000
173#define FEC_IEVENT_UN 0x00080000
174
175#define FEC_IMASK_HBERR 0x80000000
176#define FEC_IMASK_BABR 0x40000000
177#define FEC_IMASKT_BABT 0x20000000
178#define FEC_IMASK_GRA 0x10000000
179#define FEC_IMASKT_TXF 0x08000000
180#define FEC_IMASK_TXB 0x04000000
181#define FEC_IMASKT_RXF 0x02000000
182#define FEC_IMASK_RXB 0x01000000
183#define FEC_IMASK_MII 0x00800000
184#define FEC_IMASK_EBERR 0x00400000
185#define FEC_IMASK_LC 0x00200000
186#define FEC_IMASKT_RL 0x00100000
187#define FEC_IMASK_UN 0x00080000
188
189
190#define FEC_RCNTRL_MAX_FL_SHIFT 16
191#define FEC_RCNTRL_LOOP 0x00000001
192#define FEC_RCNTRL_DRT 0x00000002
193#define FEC_RCNTRL_MII_MODE 0x00000004
194#define FEC_RCNTRL_PROM 0x00000008
195#define FEC_RCNTRL_BC_REJ 0x00000010
196#define FEC_RCNTRL_FCE 0x00000020
197
198#define FEC_TCNTRL_GTS 0x00000001
199#define FEC_TCNTRL_HBC 0x00000002
200#define FEC_TCNTRL_FDEN 0x00000004
201#define FEC_TCNTRL_TFC_PAUSE 0x00000008
202#define FEC_TCNTRL_RFC_PAUSE 0x00000010
203
204#define FEC_ECNTRL_RESET 0x00000001 /* reset the FEC */
205#define FEC_ECNTRL_ETHER_EN 0x00000002 /* enable the FEC */
206
John Rigby740d6ae2010-01-25 23:12:57 -0700[diff] [blame]207#ifdef CONFIG_MX25
208/* defines for MIIGSK */
209/* RMII frequency control: 0=50MHz, 1=5MHz */
210#define MIIGSK_CFGR_FRCONT (1 << 6)
211/* loopback mode */
212#define MIIGSK_CFGR_LBMODE (1 << 4)
213/* echo mode */
214#define MIIGSK_CFGR_EMODE (1 << 3)
215/* MII gasket mode field */
216#define MIIGSK_CFGR_IF_MODE_MASK (3 << 0)
217/* MMI/7-Wire mode */
218#define MIIGSK_CFGR_IF_MODE_MII (0 << 0)
219/* RMII mode */
220#define MIIGSK_CFGR_IF_MODE_RMII (1 << 0)
221/* reflects MIIGSK Enable bit (RO) */
222#define MIIGSK_ENR_READY (1 << 2)
223/* enable MIGSK (set by default) */
224#define MIIGSK_ENR_EN (1 << 1)
225#endif
226
Ilya Yanok0b23fb32009-07-21 19:32:21 +0400[diff] [blame]227/**
228 * @brief Descriptor buffer alignment
229 *
230 * i.MX27 requires a 16 byte alignment (but for the first element only)
231 */
232#define DB_ALIGNMENT 16
233
234/**
235 * @brief Data buffer alignment
236 *
237 * i.MX27 requires a four byte alignment for transmit and 16 bits
238 * alignment for receive so take 16
239 * Note: Valid for member data_pointer in struct buffer_descriptor
240 */
241#define DB_DATA_ALIGNMENT 16
242
243/**
244 * @brief Receive & Transmit Buffer Descriptor definitions
245 *
246 * Note: The first BD must be aligned (see DB_ALIGNMENT)
247 */
248struct fec_bd {
249 uint16_t data_length; /* payload's length in bytes */
250 uint16_t status; /* BD's staus (see datasheet) */
251 uint32_t data_pointer; /* payload's buffer address */
252};
253
254/**
255 * Supported phy types on this platform
256 */
257enum xceiver_type {
258 SEVENWIRE, /* 7-wire */
259 MII10, /* MII 10Mbps */
260 MII100 /* MII 100Mbps */
261};
262
263/**
264 * @brief i.MX27-FEC private structure
265 */
266struct fec_priv {
267 struct ethernet_regs *eth; /* pointer to register'S base */
268 enum xceiver_type xcv_type; /* transceiver type */
269 struct fec_bd *rbd_base; /* RBD ring */
270 int rbd_index; /* next receive BD to read */
271 struct fec_bd *tbd_base; /* TBD ring */
272 int tbd_index; /* next transmit BD to write */
273 bd_t *bd;
274 void *rdb_ptr;
275 void *base_ptr;
276};
277
278/**
279 * @brief Numbers of buffer descriptors for receiving
280 *
281 * The number defines the stocked memory buffers for the receiving task.
282 * Larger values makes no sense in this limited environment.
283 */
284#define FEC_RBD_NUM 64
285
286/**
287 * @brief Define the ethernet packet size limit in memory
288 *
289 * Note: Do not shrink this number. This will force the FEC to spread larger
290 * frames in more than one BD. This is nothing to worry about, but the current
291 * driver can't handle it.
292 */
293#define FEC_MAX_PKT_SIZE 1536
294
295/* Receive BD status bits */
296#define FEC_RBD_EMPTY 0x8000 /* Receive BD status: Buffer is empty */
297#define FEC_RBD_WRAP 0x2000 /* Receive BD status: Last BD in ring */
298/* Receive BD status: Buffer is last in frame (useless here!) */
299#define FEC_RBD_LAST 0x0800
300#define FEC_RBD_MISS 0x0100 /* Receive BD status: Miss bit for prom mode */
301/* Receive BD status: The received frame is broadcast frame */
302#define FEC_RBD_BC 0x0080
303/* Receive BD status: The received frame is multicast frame */
304#define FEC_RBD_MC 0x0040
305#define FEC_RBD_LG 0x0020 /* Receive BD status: Frame length violation */
306#define FEC_RBD_NO 0x0010 /* Receive BD status: Nonoctet align frame */
307#define FEC_RBD_CR 0x0004 /* Receive BD status: CRC error */
308#define FEC_RBD_OV 0x0002 /* Receive BD status: Receive FIFO overrun */
309#define FEC_RBD_TR 0x0001 /* Receive BD status: Frame is truncated */
310#define FEC_RBD_ERR (FEC_RBD_LG | FEC_RBD_NO | FEC_RBD_CR | \
311 FEC_RBD_OV | FEC_RBD_TR)
312
313/* Transmit BD status bits */
314#define FEC_TBD_READY 0x8000 /* Tansmit BD status: Buffer is ready */
315#define FEC_TBD_WRAP 0x2000 /* Tansmit BD status: Mark as last BD in ring */
316#define FEC_TBD_LAST 0x0800 /* Tansmit BD status: Buffer is last in frame */
317#define FEC_TBD_TC 0x0400 /* Tansmit BD status: Transmit the CRC */
318#define FEC_TBD_ABC 0x0200 /* Tansmit BD status: Append bad CRC */
319
320/* MII-related definitios */
321#define FEC_MII_DATA_ST 0x40000000 /* Start of frame delimiter */
322#define FEC_MII_DATA_OP_RD 0x20000000 /* Perform a read operation */
323#define FEC_MII_DATA_OP_WR 0x10000000 /* Perform a write operation */
324#define FEC_MII_DATA_PA_MSK 0x0f800000 /* PHY Address field mask */
325#define FEC_MII_DATA_RA_MSK 0x007c0000 /* PHY Register field mask */
326#define FEC_MII_DATA_TA 0x00020000 /* Turnaround */
327#define FEC_MII_DATA_DATAMSK 0x0000ffff /* PHY data field */
328
329#define FEC_MII_DATA_RA_SHIFT 18 /* MII Register address bits */
330#define FEC_MII_DATA_PA_SHIFT 23 /* MII PHY address bits */
331
332#endif /* __FEC_MXC_H */