blob: 00a24ab8460bf42df1073d3532a1600c4d833a46 [file] [log] [blame]
wdenke2211742002-11-02 23:30:20 +00001/*
2 * (C) Copyright 2001
3 * Erik Theisen, Wave 7 Optics, etheisen@mindspring.com
4 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +02005 * SPDX-License-Identifier: GPL-2.0+
wdenke2211742002-11-02 23:30:20 +00006 */
7
8/*
9 * board/config.h - configuration options, board specific
10 */
11
12#ifndef __CONFIG_H
13#define __CONFIG_H
14
15/*
16 * High Level Configuration Options
17 * (easy to change)
18 */
19
20#define CONFIG_405GP 1 /* This is a PPC405GP CPU */
21#define CONFIG_4xx 1 /* ...member of PPC405 family */
22#define CONFIG_W7O 1 /* ...on a Wave 7 Optics board */
23#define CONFIG_W7OLMC 1 /* ...specifically an LMC */
24
Wolfgang Denk2ae18242010-10-06 09:05:45 +020025#define CONFIG_SYS_TEXT_BASE 0xFFFC0000
26
wdenkc837dcb2004-01-20 23:12:12 +000027#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
28#define CONFIG_MISC_INIT_F 1 /* and misc_init_f() */
Peter Tyser3a8f28d2009-09-16 22:03:07 -050029#define CONFIG_MISC_INIT_R 1 /* and misc_init_r() */
wdenke2211742002-11-02 23:30:20 +000030
31#define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */
32
33#define CONFIG_BAUDRATE 9600
34#define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
35
36#if 1
37#define CONFIG_BOOTCOMMAND "bootvx" /* VxWorks boot command */
38#else
39#define CONFIG_BOOTCOMMAND "bootp" /* autoboot command */
40#endif
41
42#undef CONFIG_BOOTARGS
43
44#define CONFIG_LOADADDR F0080000
45
46#define CONFIG_ETHADDR 00:06:0D:00:00:00 /* Default, overridden at boot */
47#define CONFIG_OVERWRITE_ETHADDR_ONCE
48#define CONFIG_IPADDR 192.168.1.1
49#define CONFIG_NETMASK 255.255.255.0
50#define CONFIG_SERVERIP 192.168.1.2
51
52#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020053#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* disallow baudrate change */
wdenke2211742002-11-02 23:30:20 +000054
Ben Warren96e21f82008-10-27 23:50:15 -070055#define CONFIG_PPC4xx_EMAC
wdenke2211742002-11-02 23:30:20 +000056#define CONFIG_MII 1 /* MII PHY management */
57#define CONFIG_PHY_ADDR 0 /* PHY address */
58
59#define CONFIG_RTC_M48T35A 1 /* ST Electronics M48 timekeeper */
60
Jon Loeligera5562902007-07-08 15:31:57 -050061/*
Jon Loeligera1aa0bb2007-07-10 09:22:23 -050062 * BOOTP options
63 */
64#define CONFIG_BOOTP_BOOTFILESIZE
65#define CONFIG_BOOTP_BOOTPATH
66#define CONFIG_BOOTP_GATEWAY
67#define CONFIG_BOOTP_HOSTNAME
68
69
70/*
Jon Loeligera5562902007-07-08 15:31:57 -050071 * Command line configuration.
72 */
73#include <config_cmd_default.h>
wdenke2211742002-11-02 23:30:20 +000074
Jon Loeligera5562902007-07-08 15:31:57 -050075#define CONFIG_CMD_PCI
76#define CONFIG_CMD_IRQ
77#define CONFIG_CMD_ASKENV
78#define CONFIG_CMD_DHCP
79#define CONFIG_CMD_BEDBUG
80#define CONFIG_CMD_DATE
81#define CONFIG_CMD_I2C
82#define CONFIG_CMD_EEPROM
83#define CONFIG_CMD_ELF
84#define CONFIG_CMD_BSP
85#define CONFIG_CMD_REGINFO
wdenke2211742002-11-02 23:30:20 +000086
87#undef CONFIG_WATCHDOG /* watchdog disabled */
88#define CONFIG_HW_WATCHDOG /* HW Watchdog, board specific */
89
90#define CONFIG_SPD_EEPROM /* SPD EEPROM for SDRAM param. */
wdenkdb2f721f2003-03-06 00:58:30 +000091#define CONFIG_SPDDRAM_SILENT /* No output if spd fails */
wdenke2211742002-11-02 23:30:20 +000092/*
93 * Miscellaneous configurable options
94 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020095#define CONFIG_SYS_LONGHELP /* undef to save memory */
96#define CONFIG_SYS_PROMPT "Wave7Optics> " /* Monitor Command Prompt */
97#undef CONFIG_SYS_HUSH_PARSER /* No hush parse for U-Boot */
98#ifdef CONFIG_SYS_HUSH_PARSER
wdenke2211742002-11-02 23:30:20 +000099#endif
Jon Loeligera5562902007-07-08 15:31:57 -0500100#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200101#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenke2211742002-11-02 23:30:20 +0000102#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200103#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenke2211742002-11-02 23:30:20 +0000104#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200105#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
106#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
107#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenke2211742002-11-02 23:30:20 +0000108
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200109#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
110#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
wdenke2211742002-11-02 23:30:20 +0000111
Stefan Roese550650d2010-09-20 16:05:31 +0200112#define CONFIG_CONS_INDEX 1 /* Use UART0 */
113#define CONFIG_SYS_NS16550
114#define CONFIG_SYS_NS16550_SERIAL
115#define CONFIG_SYS_NS16550_REG_SIZE 1
116#define CONFIG_SYS_NS16550_CLK get_serial_clock()
117
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200118#undef CONFIG_SYS_EXT_SERIAL_CLOCK /* external serial clock */
119#define CONFIG_SYS_405_UART_ERRATA_59 /* 405GP/CR Rev. D silicon */
120#define CONFIG_SYS_BASE_BAUD 384000
wdenke2211742002-11-02 23:30:20 +0000121
122
123/* The following table includes the supported baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200124#define CONFIG_SYS_BAUDRATE_TABLE {9600}
wdenke2211742002-11-02 23:30:20 +0000125
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200126#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
127#define CONFIG_SYS_EXTBDINFO 1 /* use extended board_info (bd_t) */
wdenke2211742002-11-02 23:30:20 +0000128
wdenke2211742002-11-02 23:30:20 +0000129/*-----------------------------------------------------------------------
130 * PCI stuff
131 *-----------------------------------------------------------------------
132 */
133#define PCI_HOST_ADAPTER 0 /* configure as pci adapter */
134#define PCI_HOST_FORCE 1 /* configure as pci host */
135#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
136
137
138#define CONFIG_PCI /* include pci support */
Gabor Juhos842033e2013-05-30 07:06:12 +0000139#define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */
wdenke2211742002-11-02 23:30:20 +0000140#define CONFIG_PCI_HOST PCI_HOST_AUTO /* select pci host function */
141#define CONFIG_PCI_PNP /* pci plug-and-play */
142/* resource configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1014 /* PCI Vendor ID: IBM */
144#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0156 /* PCI Device ID: 405GP */
145#define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */
146#define CONFIG_SYS_PCI_PTM1MS 0x80000001 /* 2GB, enable hard-wired to 1 */
147#define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
148#define CONFIG_SYS_PCI_PTM2LA 0x00000000 /* disabled */
149#define CONFIG_SYS_PCI_PTM2MS 0x00000000 /* disabled */
150#define CONFIG_SYS_PCI_PTM2PCI 0x00000000 /* Host: use this pci address */
wdenke2211742002-11-02 23:30:20 +0000151
152/*-----------------------------------------------------------------------
153 * Set up values for external bus controller
154 * used by cpu_init.c
155 *-----------------------------------------------------------------------
156 */
157 /* Don't use PerWE instead of PCI_INT ( these functions share a pin ) */
158#undef CONFIG_USE_PERWE
159
160/* use on chip memory ( OCM ) for temperary stack until sdram is tested */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200161#define CONFIG_SYS_TEMP_STACK_OCM 1
wdenke2211742002-11-02 23:30:20 +0000162
163/* bank 0 is boot flash */
164/* BME=0,TWT=6,CSN=1,OEN=1,WBN=0,WBF=0,TH=2,RE=0,SOR=0,BEM=1,PEN=0 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200165#define CONFIG_SYS_W7O_EBC_PB0AP 0x03050440
wdenke2211742002-11-02 23:30:20 +0000166/* BAS=0xFFE,BS=0x1(2MB),BU=0x3(R/W),BW=0x0(8 bits) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200167#define CONFIG_SYS_W7O_EBC_PB0CR 0xFFE38000
wdenke2211742002-11-02 23:30:20 +0000168
169/* bank 1 is main flash */
170/* BME=0,TWT=11,CSN=1,OEN=1,WBN=0,WBF=0,TH=1,RE=0,SOR=0,BEM=1,PEN=0 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200171#define CONFIG_SYS_EBC_PB1AP 0x05850240
wdenke2211742002-11-02 23:30:20 +0000172/* BAS=0xF00,BS=0x7(128MB),BU=0x3(R/W),BW=0x10(32 bits) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200173#define CONFIG_SYS_EBC_PB1CR 0xF00FC000
wdenke2211742002-11-02 23:30:20 +0000174
175/* bank 2 is RTC/NVRAM */
176/* BME=0,TWT=6,CSN=0,OEN=0,WBN=0,WBF=0,TH=2,RE=0,SOR=0,BEM=1,PEN=0 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200177#define CONFIG_SYS_EBC_PB2AP 0x03000440
wdenke2211742002-11-02 23:30:20 +0000178/* BAS=0xFC0,BS=0x0(1MB),BU=0x3(R/W),BW=0x0(8 bits) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200179#define CONFIG_SYS_EBC_PB2CR 0xFC018000
wdenke2211742002-11-02 23:30:20 +0000180
181/* bank 3 is FPGA 0 */
182/* BME=0,TWT=4,CSN=0,OEN=0,WBN=0,WBF=0,TH=2,RE=0,SOR=0,BEM=0,PEN=0 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183#define CONFIG_SYS_EBC_PB3AP 0x02000400
wdenke2211742002-11-02 23:30:20 +0000184/* BAS=0xFD0,BS=0x0(1MB),BU=0x3(R/W),BW=0x1(16 bits) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200185#define CONFIG_SYS_EBC_PB3CR 0xFD01A000
wdenke2211742002-11-02 23:30:20 +0000186
187/* bank 4 is FPGA 1 */
188/* BME=,TWT=,CSN=,OEN=,WBN=,WBF=,TH=,RE=,SOR=,BEM=,PEN= */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200189#define CONFIG_SYS_EBC_PB4AP 0x02000400
wdenke2211742002-11-02 23:30:20 +0000190/* BAS=,BS=,BU=0x3(R/W),BW=0x0(8 bits) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200191#define CONFIG_SYS_EBC_PB4CR 0xFD11A000
wdenke2211742002-11-02 23:30:20 +0000192
193/* bank 5 is FPGA 2 */
194/* BME=,TWT=,CSN=,OEN=,WBN=,WBF=,TH=,RE=,SOR=,BEM=,PEN= */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200195#define CONFIG_SYS_EBC_PB5AP 0x02000400
wdenke2211742002-11-02 23:30:20 +0000196/* BAS=,BS=,BU=0x3(R/W),BW=0x1(16 bits) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200197#define CONFIG_SYS_EBC_PB5CR 0xFD21A000
wdenke2211742002-11-02 23:30:20 +0000198
199/* bank 6 is unused */
Stefan Roesed1c3b272009-09-09 16:25:29 +0200200/* PB6AP = 0 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200201#define CONFIG_SYS_EBC_PB6AP 0x00000000
Stefan Roesed1c3b272009-09-09 16:25:29 +0200202/* PB6CR = 0 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200203#define CONFIG_SYS_EBC_PB6CR 0x00000000
wdenke2211742002-11-02 23:30:20 +0000204
205/* bank 7 is LED register */
206/* BME=0,TWT=6,CSN=1,OEN=1,WBN=0,WBF=0,TH=2,RE=0,SOR=0,BEM=1,PEN=0 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200207#define CONFIG_SYS_W7O_EBC_PB7AP 0x03050440
wdenke2211742002-11-02 23:30:20 +0000208/* BAS=0xFE0,BS=0x0(1MB),BU=0x3(R/W),BW=0x2(32 bits) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200209#define CONFIG_SYS_W7O_EBC_PB7CR 0xFE01C000
wdenke2211742002-11-02 23:30:20 +0000210
211/*-----------------------------------------------------------------------
212 * Start addresses for the final memory configuration
213 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200214 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenke2211742002-11-02 23:30:20 +0000215 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200216#define CONFIG_SYS_SDRAM_BASE 0x00000000
217#define CONFIG_SYS_FLASH_BASE 0xFFFC0000
218#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
219#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Monitor */
220#define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserve 128 kB for malloc() */
wdenke2211742002-11-02 23:30:20 +0000221
222/*
223 * For booting Linux, the board info and command line data
224 * have to be in the first 8 MB of memory, since this is
225 * the maximum mapped by the Linux kernel during initialization.
226 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200227#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenke2211742002-11-02 23:30:20 +0000228/*-----------------------------------------------------------------------
229 * FLASH organization
230 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200231#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
232#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sec on 1 chip */
wdenke2211742002-11-02 23:30:20 +0000233
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200234#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout, Flash Erase, in ms */
235#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout, Flash Write, in ms */
236#define CONFIG_SYS_FLASH_PROTECTION 1 /* Use real Flash protection */
wdenke2211742002-11-02 23:30:20 +0000237
238#if 1 /* Use NVRAM for environment variables */
239/*-----------------------------------------------------------------------
240 * NVRAM organization
241 */
Jean-Christophe PLAGNIOL-VILLARD9314cee2008-09-10 22:47:59 +0200242#define CONFIG_ENV_IS_IN_NVRAM 1 /* use NVRAM for env vars */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200243#define CONFIG_SYS_NVRAM_BASE_ADDR 0xfc000000 /* NVRAM base address */
244#define CONFIG_SYS_NVRAM_SIZE (32*1024) /* NVRAM size */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200245#define CONFIG_ENV_SIZE 0x1000 /* Size of Environment vars */
246/*define CONFIG_ENV_ADDR \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200247 (CONFIG_SYS_NVRAM_BASE_ADDR+CONFIG_SYS_NVRAM_SIZE-CONFIG_ENV_SIZE) Env */
248#define CONFIG_ENV_ADDR CONFIG_SYS_NVRAM_BASE_ADDR
wdenke2211742002-11-02 23:30:20 +0000249
250#else /* Use Boot Flash for environment variables */
251/*-----------------------------------------------------------------------
252 * Flash EEPROM for environment
253 */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200254#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200255#define CONFIG_ENV_OFFSET 0x00040000 /* Offset of Environment Sector */
256#define CONFIG_ENV_SIZE 0x10000 /* Total Size of env. sector */
wdenke2211742002-11-02 23:30:20 +0000257
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200258#define CONFIG_ENV_SECT_SIZE 0x10000 /* see README - env sec tot sze */
wdenke2211742002-11-02 23:30:20 +0000259#endif
260
261/*-----------------------------------------------------------------------
262 * I2C EEPROM (CAT24WC08) for environment
263 */
Dirk Eibach880540d2013-04-25 02:40:01 +0000264#define CONFIG_SYS_I2C
265#define CONFIG_SYS_I2C_PPC4XX
266#define CONFIG_SYS_I2C_PPC4XX_CH0
267#define CONFIG_SYS_I2C_PPC4XX_SPEED_0 400000
268#define CONFIG_SYS_I2C_PPC4XX_SLAVE_0 0x7F
wdenke2211742002-11-02 23:30:20 +0000269
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200270#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT28WC08 */
271#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
wdenke2211742002-11-02 23:30:20 +0000272/* mask of address bits that overflow into the "EEPROM chip address" */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200273#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07
274#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */
wdenke2211742002-11-02 23:30:20 +0000275 /* 16 byte page write mode using*/
276 /* last 4 bits of the address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200277#define CONFIG_SYS_I2C_MULTI_EEPROMS
wdenke2211742002-11-02 23:30:20 +0000278/*-----------------------------------------------------------------------
279 * Definitions for Serial Presence Detect EEPROM address
280 * (to get SDRAM settings)
281 */
282#define SPD_EEPROM_ADDRESS 0x50 /* XXX conflicting address!!! XXX */
283
wdenke2211742002-11-02 23:30:20 +0000284/*
285 * Init Memory Controller:
286 */
287#define FLASH_BASE0_PRELIM 0xFFE00000 /* FLASH bank #0 */
288#define FLASH_BASE1_PRELIM 0xF0000000 /* FLASH bank #1 */
289
290/* On Chip Memory location */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200291#define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
292#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
wdenke2211742002-11-02 23:30:20 +0000293
294/*-----------------------------------------------------------------------
295 * Definitions for initial stack pointer and data area (in RAM)
296 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200297#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200298#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE /* Size of used area in RAM */
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200299#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200300#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenke2211742002-11-02 23:30:20 +0000301
Jon Loeligera5562902007-07-08 15:31:57 -0500302#if defined(CONFIG_CMD_KGDB)
wdenke2211742002-11-02 23:30:20 +0000303#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
wdenke2211742002-11-02 23:30:20 +0000304#endif
305
306/*
307 * FPGA(s) configuration
308 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200309#define CONFIG_SYS_FPGA_IMAGE_LEN 0x80000 /* 512KB FPGA image */
wdenke2211742002-11-02 23:30:20 +0000310#define CONFIG_NUM_FPGAS 3 /* Number of FPGAs on board */
311#define CONFIG_MAX_FPGAS 6 /* Maximum number of FPGAs */
312#define CONFIG_FPGAS_BASE 0xFD000000L /* Base address of FPGAs */
313#define CONFIG_FPGAS_BANK_SIZE 0x00100000L /* FPGAs' mmap bank size */
314
315#endif /* __CONFIG_H */