blob: 78ff651d0616e23fb9f8ec79b727a3bddecf48f5 [file] [log] [blame]
Tom Warrenee4bbbc2011-01-27 10:58:08 +00001/*
2 * (C) Copyright 2010,2011
3 * NVIDIA Corporation <www.nvidia.com>
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Tom Warrenee4bbbc2011-01-27 10:58:08 +00006 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
Alexey Brodkin1ace4022014-02-26 17:47:58 +040011#include <linux/sizes.h>
Simon Glass649d0ff2012-04-02 13:19:03 +000012
13/* LP0 suspend / resume */
Tom Warren29f3e3f2012-09-04 17:00:24 -070014#define CONFIG_TEGRA_LP0
Simon Glass649d0ff2012-04-02 13:19:03 +000015#define CONFIG_AES
16#define CONFIG_TEGRA_PMU
17#define CONFIG_TPS6586X_POWER
18#define CONFIG_TEGRA_CLOCK_SCALING
19
Allen Martin00a27492012-08-31 08:30:00 +000020#include "tegra20-common.h"
Tom Warrenee4bbbc2011-01-27 10:58:08 +000021
22/* High-level configuration options */
Allen Martin00a27492012-08-31 08:30:00 +000023#define V_PROMPT "Tegra20 (SeaBoard) # "
Tom Warren29f3e3f2012-09-04 17:00:24 -070024#define CONFIG_TEGRA_BOARD_STRING "NVIDIA Seaboard"
Tom Warrenee4bbbc2011-01-27 10:58:08 +000025
26/* Board-specific serial config */
Tom Warren29f3e3f2012-09-04 17:00:24 -070027#define CONFIG_TEGRA_ENABLE_UARTD
Tom Warrenee4bbbc2011-01-27 10:58:08 +000028#define CONFIG_SYS_NS16550_COM1 NV_PA_APB_UARTD_BASE
29
Tom Warren05858732011-02-23 09:54:31 +000030#define CONFIG_MACH_TYPE MACH_TYPE_SEABOARD
Tom Warrenee4bbbc2011-01-27 10:58:08 +000031
Simon Glass905fe992012-02-03 15:14:00 +000032/* I2C */
Simon Glass1f2ba722012-10-30 07:28:53 +000033#define CONFIG_SYS_I2C_TEGRA
Simon Glass905fe992012-02-03 15:14:00 +000034#define CONFIG_CMD_I2C
35
Tom Warren83800952011-05-31 10:30:38 +000036/* SD/MMC */
37#define CONFIG_MMC
38#define CONFIG_GENERIC_MMC
Tom Warren3f82d892012-05-22 11:44:48 +000039#define CONFIG_TEGRA_MMC
Tom Warren83800952011-05-31 10:30:38 +000040#define CONFIG_CMD_MMC
41
Stephen Warrenf9f2f122012-05-24 11:38:39 +000042/* Environment in eMMC, at the end of 2nd "boot sector" */
43#define CONFIG_ENV_IS_IN_MMC
Stephen Warren91171092013-06-11 15:14:03 -060044#define CONFIG_ENV_OFFSET (-CONFIG_ENV_SIZE)
Stephen Warrenf9f2f122012-05-24 11:38:39 +000045#define CONFIG_SYS_MMC_ENV_DEV 0
Stephen Warren573668a2012-07-30 10:55:45 +000046#define CONFIG_SYS_MMC_ENV_PART 2
Simon Glassdb44ebd2012-02-27 10:52:52 +000047
48/* USB Host support */
Stephen Warrene73c7cd2012-10-12 09:45:49 +000049#define CONFIG_USB_MAX_CONTROLLER_COUNT 3
Simon Glassdb44ebd2012-02-27 10:52:52 +000050#define CONFIG_USB_EHCI
51#define CONFIG_USB_EHCI_TEGRA
52#define CONFIG_USB_STORAGE
53#define CONFIG_CMD_USB
54
Stephen Warrendefd5e42012-05-16 06:36:12 +000055/* USB networking support */
56#define CONFIG_USB_HOST_ETHER
Stephen Warrendefd5e42012-05-16 06:36:12 +000057#define CONFIG_USB_ETHER_ASIX
58
59/* General networking support */
60#define CONFIG_CMD_NET
61#define CONFIG_CMD_DHCP
62
Simon Glass2cacf512012-04-17 09:01:37 +000063/* Enable keyboard */
Tom Warren29f3e3f2012-09-04 17:00:24 -070064#define CONFIG_TEGRA_KEYBOARD
Simon Glass2cacf512012-04-17 09:01:37 +000065#define CONFIG_KEYBOARD
66
Allen Martin5ddcc382012-10-24 08:32:06 +000067/* USB keyboard */
68#define CONFIG_USB_KEYBOARD
Mayuresh Kulkarni4576c6e2012-10-17 13:25:00 +000069
70/* LCD support */
71#define CONFIG_LCD
72#define CONFIG_PWM_TEGRA
73#define CONFIG_VIDEO_TEGRA
74#define LCD_BPP LCD_COLOR16
75#define CONFIG_SYS_WHITE_ON_BLACK
76#define CONFIG_CONSOLE_SCROLL_LINES 10
Stephen Warrenbea26742012-05-16 06:21:00 +000077
Simon Glass0dd84082012-07-29 20:53:30 +000078/* NAND support */
79#define CONFIG_CMD_NAND
80#define CONFIG_TEGRA_NAND
81
82/* Max number of NAND devices */
83#define CONFIG_SYS_MAX_NAND_DEVICE 1
Simon Glassef24c382012-11-05 13:21:01 +000084
85#include "tegra-common-post.h"
86
Tom Warrenee4bbbc2011-01-27 10:58:08 +000087#endif /* __CONFIG_H */