blob: 2aea55567da54d387b57510537c2eb7d36bbfe76 [file] [log] [blame]
Sedji Gaouaou22ee6472009-07-09 10:16:29 +02001/*
2 * (C) Copyright 2007-2008
Stelian Popc9e798d2011-11-01 00:00:39 +01003 * Stelian Pop <stelian@popies.net>
Sedji Gaouaou22ee6472009-07-09 10:16:29 +02004 * Lead Tech Design <www.leadtechdesign.com>
5 *
6 * Configuation settings for the AT91SAM9M10G45EK board(and AT91SAM9G45EKES).
7 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02008 * SPDX-License-Identifier: GPL-2.0+
Sedji Gaouaou22ee6472009-07-09 10:16:29 +02009 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000014#include <asm/hardware.h>
15
Jens Scharsig425de622010-02-03 22:45:42 +010016#define CONFIG_AT91_LEGACY
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000017#define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
Jens Scharsig425de622010-02-03 22:45:42 +010018
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020019/* ARM asynchronous clock */
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000020#define CONFIG_SYS_AT91_SLOW_CLOCK 32768
21#define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* from 12 MHz crystal */
22#define CONFIG_SYS_HZ 1000
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020023
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000024#define CONFIG_AT91SAM9M10G45EK
25#define CONFIG_AT91FAMILY
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020026
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000027#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
28#define CONFIG_SETUP_MEMORY_TAGS
29#define CONFIG_INITRD_TAG
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020030#define CONFIG_SKIP_LOWLEVEL_INIT
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000031#define CONFIG_BOARD_EARLY_INIT_F
32#define CONFIG_DISPLAY_CPUINFO
33
Nicolas Ferref9129fe2013-02-20 00:16:24 +000034#define CONFIG_CMD_BOOTZ
Bo Shendc3e30b2012-09-04 23:22:55 +000035#define CONFIG_OF_LIBFDT
36
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000037/* general purpose I/O */
38#define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
39#define CONFIG_AT91_GPIO
40#define CONFIG_AT91_GPIO_PULLUP 1 /* keep pullups on peripheral pins */
41
42/* serial console */
43#define CONFIG_ATMEL_USART
44#define CONFIG_USART_BASE ATMEL_BASE_DBGU
45#define CONFIG_USART_ID ATMEL_ID_SYS
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020046
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020047/* LCD */
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000048#define CONFIG_LCD
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020049#define LCD_BPP LCD_COLOR8
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000050#define CONFIG_LCD_LOGO
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020051#undef LCD_TEST_PATTERN
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000052#define CONFIG_LCD_INFO
53#define CONFIG_LCD_INFO_BELOW_LOGO
54#define CONFIG_SYS_WHITE_ON_BLACK
55#define CONFIG_ATMEL_LCD
56#define CONFIG_ATMEL_LCD_RGB565
57#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020058/* board specific(not enough SRAM) */
59#define CONFIG_AT91SAM9G45_LCD_BASE 0x73E00000
60
61/* LED */
62#define CONFIG_AT91_LED
63#define CONFIG_RED_LED AT91_PIN_PD31 /* this is the user1 led */
64#define CONFIG_GREEN_LED AT91_PIN_PD0 /* this is the user2 led */
65
66#define CONFIG_BOOTDELAY 3
67
68/*
69 * BOOTP options
70 */
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000071#define CONFIG_BOOTP_BOOTFILESIZE
72#define CONFIG_BOOTP_BOOTPATH
73#define CONFIG_BOOTP_GATEWAY
74#define CONFIG_BOOTP_HOSTNAME
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020075
76/*
77 * Command line configuration.
78 */
79#include <config_cmd_default.h>
80#undef CONFIG_CMD_BDI
81#undef CONFIG_CMD_FPGA
82#undef CONFIG_CMD_IMI
83#undef CONFIG_CMD_IMLS
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020084#undef CONFIG_CMD_LOADS
85
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000086#define CONFIG_CMD_PING
87#define CONFIG_CMD_DHCP
88#define CONFIG_CMD_NAND
89#define CONFIG_CMD_USB
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020090
91/* SDRAM */
92#define CONFIG_NR_DRAM_BANKS 1
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000093#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS6
94#define CONFIG_SYS_SDRAM_SIZE 0x08000000
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020095
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000096#define CONFIG_SYS_INIT_SP_ADDR \
97 (CONFIG_SYS_SDRAM_BASE + 4 * 1024 - GENERATED_GBL_DATA_SIZE)
Sedji Gaouaou22ee6472009-07-09 10:16:29 +020098
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +000099/* No NOR flash */
100#define CONFIG_SYS_NO_FLASH
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200101
102/* NAND flash */
103#ifdef CONFIG_CMD_NAND
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200104#define CONFIG_NAND_ATMEL
105#define CONFIG_SYS_MAX_NAND_DEVICE 1
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000106#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
107#define CONFIG_SYS_NAND_DBW_8
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200108/* our ALE is AD21 */
109#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
110/* our CLE is AD22 */
111#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
112#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
113#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC8
Wolfgang Denk2eb99ca2009-07-18 21:52:24 +0200114
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200115#endif
116
117/* Ethernet */
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000118#define CONFIG_MACB
119#define CONFIG_RMII
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200120#define CONFIG_NET_RETRY_COUNT 20
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000121#define CONFIG_RESET_PHY_R
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200122
123/* USB */
Bo Shene1edd062012-06-27 21:24:10 +0000124#define CONFIG_USB_EHCI
125#define CONFIG_USB_EHCI_ATMEL
126#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 2
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000127#define CONFIG_DOS_PARTITION
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000128#define CONFIG_USB_STORAGE
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200129
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000130#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200131
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000132#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
133#define CONFIG_SYS_MEMTEST_END 0x23e00000
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200134
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000135/* bootstrap + u-boot + env in nandflash */
136#define CONFIG_ENV_IS_IN_NAND
Bo Shen0c58cfa2013-02-20 00:16:25 +0000137#define CONFIG_ENV_OFFSET 0xc0000
138#define CONFIG_ENV_OFFSET_REDUND 0x100000
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000139#define CONFIG_ENV_SIZE 0x20000
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200140
Bo Shen0c58cfa2013-02-20 00:16:25 +0000141#define CONFIG_BOOTCOMMAND \
142 "nand read 0x70000000 0x200000 0x300000;" \
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000143 "bootm 0x70000000"
144#define CONFIG_BOOTARGS \
145 "console=ttyS0,115200 earlyprintk " \
Bo Shen0c58cfa2013-02-20 00:16:25 +0000146 "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro," \
147 "256k(env),256k(env_redundant),256k(spare)," \
148 "512k(dtb),6M(kernel)ro,-(rootfs) " \
149 "root=/dev/mtdblock7 rw rootfstype=jffs2"
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200150
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000151#define CONFIG_BAUDRATE 115200
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200152
153#define CONFIG_SYS_PROMPT "U-Boot> "
154#define CONFIG_SYS_CBSIZE 256
155#define CONFIG_SYS_MAXARGS 16
156#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
Thomas Petazzoni5cfeec52011-08-04 11:08:50 +0000157#define CONFIG_SYS_LONGHELP
158#define CONFIG_CMDLINE_EDITING
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200159#define CONFIG_AUTO_COMPLETE
160#define CONFIG_SYS_HUSH_PARSER
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200161
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200162/*
163 * Size of malloc() pool
164 */
165#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000)
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200166
Sedji Gaouaou22ee6472009-07-09 10:16:29 +0200167#endif