Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 45dee2e620ccec6ac7b3548fe8979a34fd030e5d / . / board / r7780mp / lowlevel_init.S
blob: 05c075b6ca9e3617a531ab4b265d1b7af9bc3f0b [file] [log] [blame]
Yusuke Godac133c1f2008-03-11 12:55:12 +0900[diff] [blame]1/*
2 * Copyright (C) 2007,2008 Nobuhiro Iwamatsu
3 *
4 * u-boot/board/r7780mp/lowlevel_init.S
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License as
8 * published by the Free Software Foundation; either version 2 of
9 * the License, or (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
19 * MA 02111-1307 USA
20 */
21
22#include <config.h>
23#include <version.h>
24#include <asm/processor.h>
25
26/*
27 * Board specific low level init code, called _very_ early in the
28 * startup sequence. Relocation to SDRAM has not happened yet, no
29 * stack is available, bss section has not been initialised, etc.
30 *
31 * (Note: As no stack is available, no subroutines can be called...).
32 */
33
34 .global lowlevel_init
35
36 .text
37 .align 2
38
39lowlevel_init:
40
41 mov.l CCR_A, r1 /* Address of Cache Control Register */
42 mov.l CCR_D, r0 /* Instruction Cache Invalidate */
43 mov.l r0, @r1
44
45 mov.l FRQCR_A, r1 /* Frequency control register */
46 mov.l FRQCR_D, r0
47 mov.l r0, @r1
48
49 /* pin_multi_setting */
50 mov.l BBG_PMMR_A,r1
51 mov.l BBG_PMMR_D_PMSR1,r0
52 mov.l r0,@r1
53
54 mov.l BBG_PMSR1_A,r1
55 mov.l BBG_PMSR1_D,r0
56 mov.l r0,@r1
57
58 mov.l BBG_PMMR_A,r1
59 mov.l BBG_PMMR_D_PMSR2,r0
60 mov.l r0,@r1
61
62 mov.l BBG_PMSR2_A,r1
63 mov.l BBG_PMSR2_D,r0
64 mov.l r0,@r1
65
66 mov.l BBG_PMMR_A,r1
67 mov.l BBG_PMMR_D_PMSR3,r0
68 mov.l r0,@r1
69
70 mov.l BBG_PMSR3_A,r1
71 mov.l BBG_PMSR3_D,r0
72 mov.l r0,@r1
73
74 mov.l BBG_PMMR_A,r1
75 mov.l BBG_PMMR_D_PMSR4,r0
76 mov.l r0,@r1
77
78 mov.l BBG_PMSR4_A,r1
79 mov.l BBG_PMSR4_D,r0
80 mov.l r0,@r1
81
82 mov.l BBG_PMMR_A,r1
83 mov.l BBG_PMMR_D_PMSRG,r0
84 mov.l r0,@r1
85
86 mov.l BBG_PMSRG_A,r1
87 mov.l BBG_PMSRG_D,r0
88 mov.l r0,@r1
89
90 /* cpg_setting */
91 mov.l FRQCR_A,r1
92 mov.l FRQCR_D,r0
93 mov.l r0,@r1
94
95 mov.l DLLCSR_A,r1
96 mov.l DLLCSR_D,r0
97 mov.l r0,@r1
98
99 nop
100 nop
101 nop
102 nop
103 nop
104 nop
105 nop
106 nop
107 nop
108 nop
109
110 /* wait 200us */
111 mov.l REPEAT0_R3,r3
112 mov #0,r2
113repeat0:
114 add #1,r2
115 cmp/hs r3,r2
116 bf repeat0
117 nop
118
119 /* bsc_setting */
120 mov.l MMSELR_A,r1
121 mov.l MMSELR_D,r0
122 mov.l r0,@r1
123
124 mov.l BCR_A,r1
125 mov.l BCR_D,r0
126 mov.l r0,@r1
127
128 mov.l CS0BCR_A,r1
129 mov.l CS0BCR_D,r0
130 mov.l r0,@r1
131
132 mov.l CS1BCR_A,r1
133 mov.l CS1BCR_D,r0
134 mov.l r0,@r1
135
136 mov.l CS2BCR_A,r1
137 mov.l CS2BCR_D,r0
138 mov.l r0,@r1
139
140 mov.l CS4BCR_A,r1
141 mov.l CS4BCR_D,r0
142 mov.l r0,@r1
143
144 mov.l CS5BCR_A,r1
145 mov.l CS5BCR_D,r0
146 mov.l r0,@r1
147
148 mov.l CS6BCR_A,r1
149 mov.l CS6BCR_D,r0
150 mov.l r0,@r1
151
152 mov.l CS0WCR_A,r1
153 mov.l CS0WCR_D,r0
154 mov.l r0,@r1
155
156 mov.l CS1WCR_A,r1
157 mov.l CS1WCR_D,r0
158 mov.l r0,@r1
159
160 mov.l CS2WCR_A,r1
161 mov.l CS2WCR_D,r0
162 mov.l r0,@r1
163
164 mov.l CS4WCR_A,r1
165 mov.l CS4WCR_D,r0
166 mov.l r0,@r1
167
168 mov.l CS5WCR_A,r1
169 mov.l CS5WCR_D,r0
170 mov.l r0,@r1
171
172 mov.l CS6WCR_A,r1
173 mov.l CS6WCR_D,r0
174 mov.l r0,@r1
175
176 mov.l CS5PCR_A,r1
177 mov.l CS5PCR_D,r0
178 mov.l r0,@r1
179
180 mov.l CS6PCR_A,r1
181 mov.l CS6PCR_D,r0
182 mov.l r0,@r1
183
184 /* ddr_setting */
185 /* wait 200us */
186 mov.l REPEAT0_R3,r3
187 mov #0,r2
188repeat1:
189 add #1,r2
190 cmp/hs r3,r2
191 bf repeat1
192 nop
193
194 mov.l MIM_U_A,r0
195 mov.l MIM_U_D,r1
196 synco
197 mov.l r1,@r0
198 synco
199
200 mov.l MIM_L_A,r0
201 mov.l MIM_L_D0,r1
202 synco
203 mov.l r1,@r0
204 synco
205
206 mov.l STR_L_A,r0
207 mov.l STR_L_D,r1
208 synco
209 mov.l r1,@r0
210 synco
211
212 mov.l SDR_L_A,r0
213 mov.l SDR_L_D,r1
214 synco
215 mov.l r1,@r0
216 synco
217
218 nop
219 nop
220 nop
221 nop
222
223 mov.l SCR_L_A,r0
224 mov.l SCR_L_D0,r1
225 synco
226 mov.l r1,@r0
227 synco
228
229 mov.l SCR_L_A,r0
230 mov.l SCR_L_D1,r1
231 synco
232 mov.l r1,@r0
233 synco
234
235 nop
236 nop
237 nop
238
239 mov.l EMRS_A,r0
240 mov.l EMRS_D,r1
241 synco
242 mov.l r1,@r0
243 synco
244
245 nop
246 nop
247 nop
248
249 mov.l MRS1_A,r0
250 mov.l MRS1_D,r1
251 synco
252 mov.l r1,@r0
253 synco
254
255 nop
256 nop
257 nop
258
259 mov.l SCR_L_A,r0
260 mov.l SCR_L_D2,r1
261 synco
262 mov.l r1,@r0
263 synco
264
265 nop
266 nop
267 nop
268
269 mov.l SCR_L_A,r0
270 mov.l SCR_L_D3,r1
271 synco
272 mov.l r1,@r0
273 synco
274
275 nop
276 nop
277 nop
278
279 mov.l SCR_L_A,r0
280 mov.l SCR_L_D4,r1
281 synco
282 mov.l r1,@r0
283 synco
284
285 nop
286 nop
287 nop
288
289 mov.l MRS2_A,r0
290 mov.l MRS2_D,r1
291 synco
292 mov.l r1,@r0
293 synco
294
295 nop
296 nop
297 nop
298
299 mov.l SCR_L_A,r0
300 mov.l SCR_L_D5,r1
301 synco
302 mov.l r1,@r0
303 synco
304
305 /* wait 200us */
306 mov.l REPEAT0_R1,r3
307 mov #0,r2
308repeat2:
309 add #1,r2
310 cmp/hs r3,r2
311 bf repeat2
312
313 synco
314
315 mov.l MIM_L_A,r0
316 mov.l MIM_L_D1,r1
317 synco
318 mov.l r1,@r0
319 synco
320
321 rts
322 nop
323 .align 4
324
325RWTCSR_D_1: .word 0xA507
326RWTCSR_D_2: .word 0xA507
327RWTCNT_D: .word 0x5A00
328
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200[diff] [blame]329BBG_PMMR_A: .long 0xFF800010
Yusuke Godac133c1f2008-03-11 12:55:12 +0900[diff] [blame]330BBG_PMSR1_A: .long 0xFF800014
331BBG_PMSR2_A: .long 0xFF800018
332BBG_PMSR3_A: .long 0xFF80001C
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200[diff] [blame]333BBG_PMSR4_A: .long 0xFF800020
Yusuke Godac133c1f2008-03-11 12:55:12 +0900[diff] [blame]334BBG_PMSRG_A: .long 0xFF800024
335
336BBG_PMMR_D_PMSR1: .long 0xffffbffd
337BBG_PMSR1_D: .long 0x00004002
338BBG_PMMR_D_PMSR2: .long 0xfc21a7ff
339BBG_PMSR2_D: .long 0x03de5800
340BBG_PMMR_D_PMSR3: .long 0xfffffff8
341BBG_PMSR3_D: .long 0x00000007
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200[diff] [blame]342BBG_PMMR_D_PMSR4: .long 0xdffdfff9
Yusuke Godac133c1f2008-03-11 12:55:12 +0900[diff] [blame]343BBG_PMSR4_D: .long 0x20020006
344BBG_PMMR_D_PMSRG: .long 0xffffffff
345BBG_PMSRG_D: .long 0x00000000
346
347FRQCR_A: .long FRQCR
348DLLCSR_A: .long 0xffc40010
349FRQCR_D: .long 0x40233035
350DLLCSR_D: .long 0x00000000
351
352/* for DDR-SDRAM */
353MIM_U_A: .long MIM_1
354MIM_L_A: .long MIM_2
355SCR_U_A: .long SCR_1
356SCR_L_A: .long SCR_2
357STR_U_A: .long STR_1
358STR_L_A: .long STR_2
359SDR_U_A: .long SDR_1
360SDR_L_A: .long SDR_2
361
362EMRS_A: .long 0xFEC02000
363MRS1_A: .long 0xFEC00B08
364MRS2_A: .long 0xFEC00308
365
366MIM_U_D: .long 0x00004000
367MIM_L_D0: .long 0x03e80009
368MIM_L_D1: .long 0x03e80209
369SCR_L_D0: .long 0x3
370SCR_L_D1: .long 0x2
371SCR_L_D2: .long 0x2
372SCR_L_D3: .long 0x4
373SCR_L_D4: .long 0x4
374SCR_L_D5: .long 0x0
375STR_L_D: .long 0x000f0000
376SDR_L_D: .long 0x00000400
377EMRS_D: .long 0x0
378MRS1_D: .long 0x0
379MRS2_D: .long 0x0
380
381/* Cache Controller */
382CCR_A: .long CCR
383MMUCR_A: .long MMUCR
384RWTCNT_A: .long WTCNT
385
386CCR_D: .long 0x0000090b
387CCR_D_2: .long 0x00000103
388MMUCR_D: .long 0x00000004
389MSTPCR0_D: .long 0x00001001
390MSTPCR2_D: .long 0xffffffff
391
392/* local Bus State Controller */
393MMSELR_A: .long MMSELR
394BCR_A: .long BCR
395CS0BCR_A: .long CS0BCR
396CS1BCR_A: .long CS1BCR
397CS2BCR_A: .long CS2BCR
398CS4BCR_A: .long CS4BCR
399CS5BCR_A: .long CS5BCR
400CS6BCR_A: .long CS6BCR
401CS0WCR_A: .long CS0WCR
402CS1WCR_A: .long CS1WCR
403CS2WCR_A: .long CS2WCR
404CS4WCR_A: .long CS4WCR
405CS5WCR_A: .long CS5WCR
406CS6WCR_A: .long CS6WCR
407CS5PCR_A: .long CS5PCR
408CS6PCR_A: .long CS6PCR
409
410MMSELR_D: .long 0xA5A50003
411BCR_D: .long 0x00000000
412CS0BCR_D: .long 0x77777770
413CS1BCR_D: .long 0x77777670
414CS2BCR_D: .long 0x77777770
415CS4BCR_D: .long 0x77777770
416CS5BCR_D: .long 0x77777670
417CS6BCR_D: .long 0x77777770
418CS0WCR_D: .long 0x00020006
419CS1WCR_D: .long 0x00232304
420CS2WCR_D: .long 0x7777770F
421CS4WCR_D: .long 0x7777770F
422CS5WCR_D: .long 0x00101006
423CS6WCR_D: .long 0x77777703
424CS5PCR_D: .long 0x77000000
425CS6PCR_D: .long 0x77000000
426
427REPEAT0_R3: .long 0x00002000
428REPEAT0_R1: .long 0x0000200