blob: 667d68f960aa48fa62afbc8b37459c2d182023ab [file] [log] [blame]
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +02001/*
2 * (C) Copyright 2007-2008
Stelian Popc9e798d2011-11-01 00:00:39 +01003 * Stelian Pop <stelian@popies.net>
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +02004 * Lead Tech Design <www.leadtechdesign.com>
5 * Ilko Iliev <www.ronetix.at>
6 *
7 * Configuation settings for the RONETIX PM9263 board.
8 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02009 * SPDX-License-Identifier: GPL-2.0+
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +020010 */
11
12#ifndef __CONFIG_H
13#define __CONFIG_H
14
Asen Dimov684a5672011-06-08 22:01:16 +000015/*
16 * SoC must be defined first, before hardware.h is included.
17 * In this case SoC is defined in boards.cfg.
18 */
19#include <asm/hardware.h>
20
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +020021/* ARM asynchronous clock */
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +020022
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +020023#define MASTER_PLL_DIV 6
24#define MASTER_PLL_MUL 65
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +020025#define MAIN_PLL_DIV 2 /* 2 or 4 */
Achim Ehrlich7c966a82010-02-24 10:29:16 +010026#define CONFIG_SYS_AT91_MAIN_CLOCK 18432000
Asen Dimov684a5672011-06-08 22:01:16 +000027#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +020028
Asen Dimov684a5672011-06-08 22:01:16 +000029#define CONFIG_SYS_AT91_CPU_NAME "AT91SAM9263"
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +020030#define CONFIG_PM9263 1 /* on a Ronetix PM9263 Board */
31#define CONFIG_ARCH_CPU_INIT
Asen Dimov9a2a05a2010-12-12 12:41:59 +020032#define CONFIG_SYS_TEXT_BASE 0
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +020033
Asen Dimova3e09cc2011-10-31 08:54:20 +000034#define CONFIG_MACH_TYPE MACH_TYPE_PM9263
35
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +020036/* clocks */
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +020037#define CONFIG_SYS_MOR_VAL \
Asen Dimov20d98c22010-04-19 14:18:43 +030038 (AT91_PMC_MOR_MOSCEN | \
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +020039 (255 << 8)) /* Main Oscillator Start-up Time */
40#define CONFIG_SYS_PLLAR_VAL \
Asen Dimov20d98c22010-04-19 14:18:43 +030041 (AT91_PMC_PLLAR_29 | /* Bit 29 must be 1 when prog */ \
42 AT91_PMC_PLLXR_OUT(3) | \
43 AT91_PMC_PLLXR_PLLCOUNT(0x3f) | /* PLL Counter */\
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +020044 (2 << 28) | /* PLL Clock Frequency Range */ \
45 ((MASTER_PLL_MUL - 1) << 16) | (MASTER_PLL_DIV))
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +020046
47#if (MAIN_PLL_DIV == 2)
48/* PCK/2 = MCK Master Clock from PLLA */
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +020049#define CONFIG_SYS_MCKR1_VAL \
Asen Dimov20d98c22010-04-19 14:18:43 +030050 (AT91_PMC_MCKR_CSS_SLOW | \
51 AT91_PMC_MCKR_PRES_1 | \
52 AT91_PMC_MCKR_MDIV_2)
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +020053/* PCK/2 = MCK Master Clock from PLLA */
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +020054#define CONFIG_SYS_MCKR2_VAL \
Asen Dimov20d98c22010-04-19 14:18:43 +030055 (AT91_PMC_MCKR_CSS_PLLA | \
56 AT91_PMC_MCKR_PRES_1 | \
57 AT91_PMC_MCKR_MDIV_2)
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +020058#else
59/* PCK/4 = MCK Master Clock from PLLA */
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +020060#define CONFIG_SYS_MCKR1_VAL \
Asen Dimov20d98c22010-04-19 14:18:43 +030061 (AT91_PMC_MCKR_CSS_SLOW | \
62 AT91_PMC_MCKR_PRES_1 | \
63 AT91_PMC_MCKR_MDIV_4)
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +020064/* PCK/4 = MCK Master Clock from PLLA */
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +020065#define CONFIG_SYS_MCKR2_VAL \
Asen Dimov20d98c22010-04-19 14:18:43 +030066 (AT91_PMC_MCKR_CSS_PLLA | \
67 AT91_PMC_MCKR_PRES_1 | \
68 AT91_PMC_MCKR_MDIV_4)
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +020069#endif
70/* define PDC[31:16] as DATA[31:16] */
71#define CONFIG_SYS_PIOD_PDR_VAL1 0xFFFF0000
72/* no pull-up for D[31:16] */
73#define CONFIG_SYS_PIOD_PPUDR_VAL 0xFFFF0000
74/* EBI0_CSA, CS1 SDRAM, CS3 NAND Flash, 3.3V memories */
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +020075#define CONFIG_SYS_MATRIX_EBI0CSA_VAL \
Asen Dimov20d98c22010-04-19 14:18:43 +030076 (AT91_MATRIX_CSA_DBPUC | AT91_MATRIX_CSA_VDDIOMSEL_3_3V | \
77 AT91_MATRIX_CSA_EBI_CS1A)
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +020078
79/* SDRAM */
80/* SDRAMC_MR Mode register */
81#define CONFIG_SYS_SDRC_MR_VAL1 0
82/* SDRAMC_TR - Refresh Timer register */
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +020083#define CONFIG_SYS_SDRC_TR_VAL1 0x3AA
84/* SDRAMC_CR - Configuration register*/
85#define CONFIG_SYS_SDRC_CR_VAL \
86 (AT91_SDRAMC_NC_9 | \
87 AT91_SDRAMC_NR_13 | \
88 AT91_SDRAMC_NB_4 | \
89 AT91_SDRAMC_CAS_2 | \
90 AT91_SDRAMC_DBW_32 | \
91 (2 << 8) | /* tWR - Write Recovery Delay */ \
92 (7 << 12) | /* tRC - Row Cycle Delay */ \
93 (2 << 16) | /* tRP - Row Precharge Delay */ \
94 (2 << 20) | /* tRCD - Row to Column Delay */ \
95 (5 << 24) | /* tRAS - Active to Precharge Delay */ \
96 (8 << 28)) /* tXSR - Exit Self Refresh to Active Delay */
97
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +020098/* Memory Device Register -> SDRAM */
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +020099#define CONFIG_SYS_SDRC_MDR_VAL AT91_SDRAMC_MD_SDRAM
100#define CONFIG_SYS_SDRC_MR_VAL2 AT91_SDRAMC_MODE_PRECHARGE
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200101#define CONFIG_SYS_SDRAM_VAL1 0 /* SDRAM_BASE */
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +0200102#define CONFIG_SYS_SDRC_MR_VAL3 AT91_SDRAMC_MODE_REFRESH
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200103#define CONFIG_SYS_SDRAM_VAL2 0 /* SDRAM_BASE */
104#define CONFIG_SYS_SDRAM_VAL3 0 /* SDRAM_BASE */
105#define CONFIG_SYS_SDRAM_VAL4 0 /* SDRAM_BASE */
106#define CONFIG_SYS_SDRAM_VAL5 0 /* SDRAM_BASE */
107#define CONFIG_SYS_SDRAM_VAL6 0 /* SDRAM_BASE */
108#define CONFIG_SYS_SDRAM_VAL7 0 /* SDRAM_BASE */
109#define CONFIG_SYS_SDRAM_VAL8 0 /* SDRAM_BASE */
110#define CONFIG_SYS_SDRAM_VAL9 0 /* SDRAM_BASE */
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +0200111#define CONFIG_SYS_SDRC_MR_VAL4 AT91_SDRAMC_MODE_LMR
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200112#define CONFIG_SYS_SDRAM_VAL10 0 /* SDRAM_BASE */
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +0200113#define CONFIG_SYS_SDRC_MR_VAL5 AT91_SDRAMC_MODE_NORMAL
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200114#define CONFIG_SYS_SDRAM_VAL11 0 /* SDRAM_BASE */
115#define CONFIG_SYS_SDRC_TR_VAL2 1200 /* SDRAM_TR */
116#define CONFIG_SYS_SDRAM_VAL12 0 /* SDRAM_BASE */
117
118/* setup SMC0, CS0 (NOR Flash) - 16-bit, 15 WS */
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +0200119#define CONFIG_SYS_SMC0_SETUP0_VAL \
Asen Dimov20d98c22010-04-19 14:18:43 +0300120 (AT91_SMC_SETUP_NWE(10) | AT91_SMC_SETUP_NCS_WR(10) | \
121 AT91_SMC_SETUP_NRD(10) | AT91_SMC_SETUP_NCS_RD(10))
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +0200122#define CONFIG_SYS_SMC0_PULSE0_VAL \
Asen Dimov20d98c22010-04-19 14:18:43 +0300123 (AT91_SMC_PULSE_NWE(11) | AT91_SMC_PULSE_NCS_WR(11) | \
124 AT91_SMC_PULSE_NRD(11) | AT91_SMC_PULSE_NCS_RD(11))
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +0200125#define CONFIG_SYS_SMC0_CYCLE0_VAL \
Asen Dimov20d98c22010-04-19 14:18:43 +0300126 (AT91_SMC_CYCLE_NWE(22) | AT91_SMC_CYCLE_NRD(22))
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +0200127#define CONFIG_SYS_SMC0_MODE0_VAL \
Asen Dimov20d98c22010-04-19 14:18:43 +0300128 (AT91_SMC_MODE_RM_NRD | AT91_SMC_MODE_WM_NWE | \
129 AT91_SMC_MODE_DBW_16 | \
130 AT91_SMC_MODE_TDF | \
131 AT91_SMC_MODE_TDF_CYCLE(6))
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200132
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +0200133/* user reset enable */
134#define CONFIG_SYS_RSTC_RMR_VAL \
135 (AT91_RSTC_KEY | \
Asen Dimov20d98c22010-04-19 14:18:43 +0300136 AT91_RSTC_CR_PROCRST | \
137 AT91_RSTC_MR_ERSTL(1) | \
138 AT91_RSTC_MR_ERSTL(2))
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200139
Jean-Christophe PLAGNIOL-VILLARD01550a22009-06-12 21:20:38 +0200140/* Disable Watchdog */
141#define CONFIG_SYS_WDTC_WDMR_VAL \
Asen Dimov20d98c22010-04-19 14:18:43 +0300142 (AT91_WDT_MR_WDIDLEHLT | AT91_WDT_MR_WDDBGHLT | \
143 AT91_WDT_MR_WDV(0xfff) | \
144 AT91_WDT_MR_WDDIS | \
145 AT91_WDT_MR_WDD(0xfff))
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200146
147#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
148#define CONFIG_SETUP_MEMORY_TAGS 1
149#define CONFIG_INITRD_TAG 1
150
151#undef CONFIG_SKIP_LOWLEVEL_INIT
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200152#define CONFIG_USER_LOWLEVEL_INIT 1
153
154/*
155 * Hardware drivers
156 */
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200157/* LCD */
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200158#define LCD_BPP LCD_COLOR8
159#define CONFIG_LCD_LOGO 1
160#undef LCD_TEST_PATTERN
161#define CONFIG_LCD_INFO 1
162#define CONFIG_LCD_INFO_BELOW_LOGO 1
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200163#define CONFIG_ATMEL_LCD 1
164#define CONFIG_ATMEL_LCD_BGR555 1
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200165
166#define CONFIG_LCD_IN_PSRAM 1
167
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200168/*
169 * BOOTP options
170 */
171#define CONFIG_BOOTP_BOOTFILESIZE 1
172#define CONFIG_BOOTP_BOOTPATH 1
173#define CONFIG_BOOTP_GATEWAY 1
174#define CONFIG_BOOTP_HOSTNAME 1
175
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200176/* SDRAM */
177#define CONFIG_NR_DRAM_BANKS 1
178#define PHYS_SDRAM 0x20000000
179#define PHYS_SDRAM_SIZE 0x04000000 /* 64 megs */
180
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200181/* NOR flash, if populated */
182#define CONFIG_SYS_FLASH_CFI 1
183#define CONFIG_FLASH_CFI_DRIVER 1
184#define PHYS_FLASH_1 0x10000000
185#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
186#define CONFIG_SYS_MAX_FLASH_SECT 256
187#define CONFIG_SYS_MAX_FLASH_BANKS 1
188
189/* NAND flash */
190#ifdef CONFIG_CMD_NAND
191#define CONFIG_NAND_ATMEL
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200192#define CONFIG_SYS_MAX_NAND_DEVICE 1
193#define CONFIG_SYS_NAND_BASE 0x40000000
194#define CONFIG_SYS_NAND_DBW_8 1
195/* our ALE is AD21 */
196#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
197/* our CLE is AD22 */
198#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
Andreas Bießmannac45bb12013-11-29 12:13:45 +0100199#define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PD(15)
200#define CONFIG_SYS_NAND_READY_PIN GPIO_PIN_PB(30)
Wolfgang Denk2eb99ca2009-07-18 21:52:24 +0200201
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200202#endif
203
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200204#define CONFIG_JFFS2_CMDLINE 1
205#define CONFIG_JFFS2_NAND 1
206#define CONFIG_JFFS2_DEV "nand0" /* NAND device jffs2 lives on */
207#define CONFIG_JFFS2_PART_OFFSET 0 /* start of jffs2 partition */
208#define CONFIG_JFFS2_PART_SIZE (256 * 1024 * 1024) /* partition size*/
209
210/* PSRAM */
211#define PHYS_PSRAM 0x70000000
212#define PHYS_PSRAM_SIZE 0x00400000 /* 4MB */
Asen Dimov20d98c22010-04-19 14:18:43 +0300213/* Slave EBI1, PSRAM connected */
214#define CONFIG_PSRAM_SCFG (AT91_MATRIX_SCFG_ARBT_FIXED_PRIORITY | \
215 AT91_MATRIX_SCFG_FIXED_DEFMSTR(5) | \
216 AT91_MATRIX_SCFG_DEFMSTR_TYPE_FIXED | \
217 AT91_MATRIX_SCFG_SLOT_CYCLE(255))
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200218
219/* Ethernet */
220#define CONFIG_MACB 1
221#define CONFIG_RMII 1
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200222#define CONFIG_NET_RETRY_COUNT 20
223#define CONFIG_RESET_PHY_R 1
224
225/* USB */
226#define CONFIG_USB_ATMEL
Bo Shendcd2f1a2013-10-21 16:14:00 +0800227#define CONFIG_USB_ATMEL_CLK_SEL_PLLB
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200228#define CONFIG_USB_OHCI_NEW 1
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200229#define CONFIG_SYS_USB_OHCI_CPU_INIT 1
230#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00a00000 /* AT91SAM9263_UHP_BASE */
231#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9263"
232#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200233
234#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
235
236#define CONFIG_SYS_MEMTEST_START PHYS_SDRAM
237#define CONFIG_SYS_MEMTEST_END 0x23e00000
238
239#define CONFIG_SYS_USE_FLASH 1
240#undef CONFIG_SYS_USE_DATAFLASH
241#undef CONFIG_SYS_USE_NANDFLASH
242
243#ifdef CONFIG_SYS_USE_DATAFLASH
244
245/* bootstrap + u-boot + env + linux in dataflash on CS0 */
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200246#define CONFIG_ENV_OFFSET 0x4200
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200247#define CONFIG_ENV_SIZE 0x4200
Wenyou.Yang@microchip.com0dfe3ff2017-07-21 14:04:47 +0800248#define CONFIG_ENV_SECT_SIZE 0x210
249#define CONFIG_ENV_SPI_MAX_HZ 15000000
250#define CONFIG_BOOTCOMMAND "sf probe 0; " \
251 "sf read 0x22000000 0x84000 0x294000; " \
252 "bootm 0x22000000"
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200253
254#elif defined(CONFIG_SYS_USE_NANDFLASH) /* CFG_USE_NANDFLASH */
255
256/* bootstrap + u-boot + env + linux in nandflash */
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200257#define CONFIG_ENV_OFFSET 0x60000
258#define CONFIG_ENV_OFFSET_REDUND 0x80000
259#define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
260#define CONFIG_BOOTCOMMAND "nand read 0x22000000 0xA0000 0x200000; bootm"
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200261
262#elif defined(CONFIG_SYS_USE_FLASH) /* CFG_USE_FLASH */
263
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200264#define CONFIG_ENV_OFFSET 0x40000
265#define CONFIG_ENV_SECT_SIZE 0x10000
266#define CONFIG_ENV_SIZE 0x10000
267#define CONFIG_ENV_OVERWRITE 1
268
269/* JFFS Partition offset set */
270#define CONFIG_SYS_JFFS2_FIRST_BANK 0
271#define CONFIG_SYS_JFFS2_NUM_BANKS 1
272
273/* 512k reserved for u-boot */
274#define CONFIG_SYS_JFFS2_FIRST_SECTOR 11
275
276#define CONFIG_BOOTCOMMAND "run flashboot"
Joe Hershberger8b3637c2011-10-13 13:03:47 +0000277#define CONFIG_ROOTPATH "/ronetix/rootfs"
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200278
279#define CONFIG_CON_ROT "fbcon=rotate:3 "
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200280
281#define MTDIDS_DEFAULT "nor0=physmap-flash.0,nand0=nand"
282#define MTDPARTS_DEFAULT \
283 "mtdparts=physmap-flash.0:" \
284 "256k(u-boot)ro," \
285 "64k(u-boot-env)ro," \
286 "1408k(kernel)," \
287 "-(rootfs);" \
288 "nand:-(nand)"
289
290#define CONFIG_EXTRA_ENV_SETTINGS \
291 "mtdids=" MTDIDS_DEFAULT "\0" \
292 "mtdparts=" MTDPARTS_DEFAULT "\0" \
293 "partition=nand0,0\0" \
294 "ramargs=setenv bootargs $(bootargs) $(mtdparts)\0" \
295 "nfsargs=setenv bootargs root=/dev/nfs rw " \
296 CONFIG_CON_ROT \
297 "nfsroot=$(serverip):$(rootpath) $(mtdparts)\0" \
298 "addip=setenv bootargs $(bootargs) " \
299 "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask)"\
300 ":$(hostname):eth0:off\0" \
301 "ramboot=tftpboot 0x22000000 vmImage;" \
302 "run ramargs;run addip;bootm 22000000\0" \
303 "nfsboot=tftpboot 0x22000000 vmImage;" \
304 "run nfsargs;run addip;bootm 22000000\0" \
305 "flashboot=run ramargs;run addip;bootm 0x10050000\0" \
306 ""
307
308#else
309#error "Undefined memory device"
310#endif
311
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200312#define CONFIG_SYS_CBSIZE 256
313#define CONFIG_SYS_MAXARGS 16
314#define CONFIG_SYS_PBSIZE \
315 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
316#define CONFIG_SYS_LONGHELP 1
317#define CONFIG_CMDLINE_EDITING 1
318
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200319/*
320 * Size of malloc() pool
321 */
322#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128 * 1024, 0x1000)
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200323
Asen Dimov9a2a05a2010-12-12 12:41:59 +0200324#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
Wenyou.Yang@microchip.com0dfe3ff2017-07-21 14:04:47 +0800325#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 16 * 1024 - \
Asen Dimov9a2a05a2010-12-12 12:41:59 +0200326 GENERATED_GBL_DATA_SIZE)
327
Ilko Ilievf0a2c7b2009-04-16 21:30:48 +0200328#endif