blob: bf4c899592fed76a4f9000b9a37d0d6ce2ac5479 [file] [log] [blame]
wdenk04a85b32004-04-15 18:22:41 +00001/*
2 * (C) Copyright 2000-2004
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * Pantelis Antoniou, Intracom S.A., panto@intracom.gr
26 * U-Boot port on NetTA4 board
27 */
28
29#ifndef __CONFIG_H
30#define __CONFIG_H
31
wdenkc26e4542004-04-18 10:13:26 +000032#if !defined(CONFIG_NETPHONE_VERSION) || CONFIG_NETPHONE_VERSION > 2
33#error Unsupported CONFIG_NETPHONE version
34#endif
35
wdenk04a85b32004-04-15 18:22:41 +000036/*
37 * High Level Configuration Options
38 * (easy to change)
39 */
40
41#define CONFIG_MPC870 1 /* This is a MPC885 CPU */
42#define CONFIG_NETPHONE 1 /* ...on a NetPhone board */
43
44#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
45#undef CONFIG_8xx_CONS_SMC2
46#undef CONFIG_8xx_CONS_NONE
47
48#define CONFIG_BAUDRATE 115200 /* console baudrate = 115kbps */
49
50/* #define CONFIG_XIN 10000000 */
51#define CONFIG_XIN 50000000
wdenk79fa88f2004-06-07 23:46:25 +000052/* #define MPC8XX_HZ 120000000 */
53#define MPC8XX_HZ 66666666
wdenk04a85b32004-04-15 18:22:41 +000054
55#define CONFIG_8xx_GCLK_FREQ MPC8XX_HZ
56
57#if 0
58#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
59#else
60#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
61#endif
62
63#undef CONFIG_CLOCKS_IN_MHZ /* clocks NOT passsed to Linux in MHz */
64
65#define CONFIG_PREBOOT "echo;"
66
67#undef CONFIG_BOOTARGS
68#define CONFIG_BOOTCOMMAND \
69 "tftpboot; " \
wdenk79fa88f2004-06-07 23:46:25 +000070 "setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \
71 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off;" \
wdenk04a85b32004-04-15 18:22:41 +000072 "bootm"
73
74#define CONFIG_AUTOSCRIPT
75#define CONFIG_LOADS_ECHO 0 /* echo off for serial download */
76#undef CFG_LOADS_BAUD_CHANGE /* don't allow baudrate change */
77
78#undef CONFIG_WATCHDOG /* watchdog disabled */
79
80#undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */
81
82#define CONFIG_STATUS_LED 1 /* Status LED enabled */
83#define CONFIG_BOARD_SPECIFIC_LED /* version has board specific leds */
84
85#define CONFIG_BOOTP_MASK (CONFIG_BOOTP_DEFAULT | CONFIG_BOOTP_BOOTFILESIZE | CONFIG_BOOTP_NISDOMAIN)
86
87#undef CONFIG_MAC_PARTITION
88#undef CONFIG_DOS_PARTITION
89
90#define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */
91
92#define CONFIG_NET_MULTI 1 /* the only way to get the FEC in */
93#define FEC_ENET 1 /* eth.c needs it that way... */
94#undef CFG_DISCOVER_PHY
95#define CONFIG_MII 1
96#define CONFIG_RMII 1 /* use RMII interface */
97
98#define CONFIG_ETHER_ON_FEC1 1
99#define CONFIG_FEC1_PHY 8 /* phy address of FEC */
100#define CONFIG_FEC1_PHY_NORXERR 1
101
102#define CONFIG_ETHER_ON_FEC2 1
103#define CONFIG_FEC2_PHY 4
104#define CONFIG_FEC2_PHY_NORXERR 1
105
106#define CONFIG_ENV_OVERWRITE 1 /* allow modification of vendor params */
107
108#define CONFIG_COMMANDS ( CONFIG_CMD_DFL | \
109 CFG_CMD_NAND | \
110 CFG_CMD_DHCP | \
111 CFG_CMD_PING | \
112 CFG_CMD_MII | \
113 CFG_CMD_CDP \
114 )
115
116#define CONFIG_BOARD_EARLY_INIT_F 1
117#define CONFIG_MISC_INIT_R
118
119/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
120#include <cmd_confdefs.h>
121
122/*
123 * Miscellaneous configurable options
124 */
125#define CFG_LONGHELP /* undef to save memory */
126#define CFG_PROMPT "=> " /* Monitor Command Prompt */
127
128#define CFG_HUSH_PARSER 1
129#define CFG_PROMPT_HUSH_PS2 "> "
130
131#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
132#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
133#else
134#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
135#endif
136#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
137#define CFG_MAXARGS 16 /* max number of command args */
138#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
139
140#define CFG_MEMTEST_START 0x0300000 /* memtest works on */
141#define CFG_MEMTEST_END 0x0700000 /* 3 ... 7 MB in DRAM */
142
143#define CFG_LOAD_ADDR 0x100000 /* default load address */
144
145#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
146
147#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
148
149/*
150 * Low Level Configuration Settings
151 * (address mappings, register initial values, etc.)
152 * You should know what you are doing if you make changes here.
153 */
154/*-----------------------------------------------------------------------
155 * Internal Memory Mapped Register
156 */
157#define CFG_IMMR 0xFF000000
158
159/*-----------------------------------------------------------------------
160 * Definitions for initial stack pointer and data area (in DPRAM)
161 */
162#define CFG_INIT_RAM_ADDR CFG_IMMR
163#define CFG_INIT_RAM_END 0x3000 /* End of used area in DPRAM */
164#define CFG_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
165#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
166#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
167
168/*-----------------------------------------------------------------------
169 * Start addresses for the final memory configuration
170 * (Set up by the startup code)
171 * Please note that CFG_SDRAM_BASE _must_ start at 0
172 */
173#define CFG_SDRAM_BASE 0x00000000
174#define CFG_FLASH_BASE 0x40000000
175#if defined(DEBUG)
176#define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
177#else
178#define CFG_MONITOR_LEN (192 << 10) /* Reserve 192 kB for Monitor */
179#endif
180#define CFG_MONITOR_BASE CFG_FLASH_BASE
181#define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
wdenkc26e4542004-04-18 10:13:26 +0000182#if CONFIG_NETPHONE_VERSION == 2
183#define CFG_FLASH_BASE4 0x40080000
184#endif
185
186#define CFG_RESET_ADDRESS 0x80000000
wdenk04a85b32004-04-15 18:22:41 +0000187
188/*
189 * For booting Linux, the board info and command line data
190 * have to be in the first 8 MB of memory, since this is
191 * the maximum mapped by the Linux kernel during initialization.
192 */
193#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
194
195/*-----------------------------------------------------------------------
196 * FLASH organization
197 */
wdenkc26e4542004-04-18 10:13:26 +0000198#if CONFIG_NETPHONE_VERSION == 1
wdenk04a85b32004-04-15 18:22:41 +0000199#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
wdenkc26e4542004-04-18 10:13:26 +0000200#elif CONFIG_NETPHONE_VERSION == 2
201#define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
202#endif
wdenk04a85b32004-04-15 18:22:41 +0000203#define CFG_MAX_FLASH_SECT 8 /* max number of sectors on one chip */
204
205#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
206#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
207
208#define CFG_ENV_IS_IN_FLASH 1
209#define CFG_ENV_SECT_SIZE 0x10000
210
211#define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x60000)
212#define CFG_ENV_OFFSET 0
213#define CFG_ENV_SIZE 0x4000
214
215#define CFG_ENV_ADDR_REDUND (CFG_FLASH_BASE + 0x70000)
216#define CFG_ENV_OFFSET_REDUND 0
217#define CFG_ENV_SIZE_REDUND CFG_ENV_SIZE
218
219/*-----------------------------------------------------------------------
220 * Cache Configuration
221 */
222#define CFG_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
223#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
224#define CFG_CACHELINE_SHIFT 4 /* log base 2 of the above value */
225#endif
226
227/*-----------------------------------------------------------------------
228 * SYPCR - System Protection Control 11-9
229 * SYPCR can only be written once after reset!
230 *-----------------------------------------------------------------------
231 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
232 */
233#if defined(CONFIG_WATCHDOG)
234#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
235 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
236#else
237#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
238#endif
239
240/*-----------------------------------------------------------------------
241 * SIUMCR - SIU Module Configuration 11-6
242 *-----------------------------------------------------------------------
243 * PCMCIA config., multi-function pin tri-state
244 */
245#ifndef CONFIG_CAN_DRIVER
246#define CFG_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01 | SIUMCR_FRC)
247#else /* we must activate GPL5 in the SIUMCR for CAN */
248#define CFG_SIUMCR (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01 | SIUMCR_FRC)
249#endif /* CONFIG_CAN_DRIVER */
250
251/*-----------------------------------------------------------------------
252 * TBSCR - Time Base Status and Control 11-26
253 *-----------------------------------------------------------------------
254 * Clear Reference Interrupt Status, Timebase freezing enabled
255 */
256#define CFG_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
257
258/*-----------------------------------------------------------------------
259 * RTCSC - Real-Time Clock Status and Control Register 11-27
260 *-----------------------------------------------------------------------
261 */
262#define CFG_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
263
264/*-----------------------------------------------------------------------
265 * PISCR - Periodic Interrupt Status and Control 11-31
266 *-----------------------------------------------------------------------
267 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
268 */
269#define CFG_PISCR (PISCR_PS | PISCR_PITF)
270
271/*-----------------------------------------------------------------------
272 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
273 *-----------------------------------------------------------------------
274 * Reset PLL lock status sticky bit, timer expired status bit and timer
275 * interrupt status bit
276 *
277 */
278
279#if CONFIG_XIN == 10000000
280
281#if MPC8XX_HZ == 120000000
282#define CFG_PLPRCR ((0 << PLPRCR_MFN_SHIFT) | (0 << PLPRCR_MFD_SHIFT) | \
283 (0 << PLPRCR_S_SHIFT) | (12 << PLPRCR_MFI_SHIFT) | (0 << PLPRCR_PDF_SHIFT) | \
284 PLPRCR_TEXPS)
285#elif MPC8XX_HZ == 100000000
286#define CFG_PLPRCR ((0 << PLPRCR_MFN_SHIFT) | (0 << PLPRCR_MFD_SHIFT) | \
287 (0 << PLPRCR_S_SHIFT) | (10 << PLPRCR_MFI_SHIFT) | (0 << PLPRCR_PDF_SHIFT) | \
288 PLPRCR_TEXPS)
289#elif MPC8XX_HZ == 50000000
290#define CFG_PLPRCR ((0 << PLPRCR_MFN_SHIFT) | (0 << PLPRCR_MFD_SHIFT) | \
291 (1 << PLPRCR_S_SHIFT) | (8 << PLPRCR_MFI_SHIFT) | (3 << PLPRCR_PDF_SHIFT) | \
292 PLPRCR_TEXPS)
293#elif MPC8XX_HZ == 25000000
294#define CFG_PLPRCR ((0 << PLPRCR_MFN_SHIFT) | (0 << PLPRCR_MFD_SHIFT) | \
295 (2 << PLPRCR_S_SHIFT) | (8 << PLPRCR_MFI_SHIFT) | (3 << PLPRCR_PDF_SHIFT) | \
296 PLPRCR_TEXPS)
297#elif MPC8XX_HZ == 40000000
298#define CFG_PLPRCR ((0 << PLPRCR_MFN_SHIFT) | (0 << PLPRCR_MFD_SHIFT) | \
299 (1 << PLPRCR_S_SHIFT) | (8 << PLPRCR_MFI_SHIFT) | (4 << PLPRCR_PDF_SHIFT) | \
300 PLPRCR_TEXPS)
301#elif MPC8XX_HZ == 75000000
302#define CFG_PLPRCR ((0 << PLPRCR_MFN_SHIFT) | (0 << PLPRCR_MFD_SHIFT) | \
303 (1 << PLPRCR_S_SHIFT) | (15 << PLPRCR_MFI_SHIFT) | (0 << PLPRCR_PDF_SHIFT) | \
304 PLPRCR_TEXPS)
305#else
306#error unsupported CPU freq for XIN = 10MHz
307#endif
308
309#elif CONFIG_XIN == 50000000
310
311#if MPC8XX_HZ == 120000000
312#define CFG_PLPRCR ((0 << PLPRCR_MFN_SHIFT) | (0 << PLPRCR_MFD_SHIFT) | \
313 (0 << PLPRCR_S_SHIFT) | (12 << PLPRCR_MFI_SHIFT) | (4 << PLPRCR_PDF_SHIFT) | \
314 PLPRCR_TEXPS)
315#elif MPC8XX_HZ == 100000000
316#define CFG_PLPRCR ((0 << PLPRCR_MFN_SHIFT) | (0 << PLPRCR_MFD_SHIFT) | \
317 (0 << PLPRCR_S_SHIFT) | (6 << PLPRCR_MFI_SHIFT) | (2 << PLPRCR_PDF_SHIFT) | \
318 PLPRCR_TEXPS)
wdenkc26e4542004-04-18 10:13:26 +0000319#elif MPC8XX_HZ == 66666666
320#define CFG_PLPRCR ((0 << PLPRCR_MFN_SHIFT) | (0 << PLPRCR_MFD_SHIFT) | \
321 (1 << PLPRCR_S_SHIFT) | (8 << PLPRCR_MFI_SHIFT) | (2 << PLPRCR_PDF_SHIFT) | \
322 PLPRCR_TEXPS)
wdenk04a85b32004-04-15 18:22:41 +0000323#else
324#error unsupported CPU freq for XIN = 50MHz
325#endif
326
327#else
328
329#error unsupported XIN freq
330#endif
331
332
333/*
334 *-----------------------------------------------------------------------
335 * SCCR - System Clock and reset Control Register 15-27
336 *-----------------------------------------------------------------------
337 * Set clock output, timebase and RTC source and divider,
338 * power management and some other internal clocks
wdenk79fa88f2004-06-07 23:46:25 +0000339 *
340 * Note: When TBS == 0 the timebase is independent of current cpu clock.
wdenk04a85b32004-04-15 18:22:41 +0000341 */
342
343#define SCCR_MASK SCCR_EBDF11
344#if MPC8XX_HZ > 66666666
wdenk79fa88f2004-06-07 23:46:25 +0000345#define CFG_SCCR (/* SCCR_TBS | */ SCCR_CRQEN | \
wdenk04a85b32004-04-15 18:22:41 +0000346 SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
347 SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \
348 SCCR_DFALCD00 | SCCR_EBDF01)
349#else
wdenk79fa88f2004-06-07 23:46:25 +0000350#define CFG_SCCR (/* SCCR_TBS | */ SCCR_CRQEN | \
wdenk04a85b32004-04-15 18:22:41 +0000351 SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
352 SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \
353 SCCR_DFALCD00)
354#endif
355
356/*-----------------------------------------------------------------------
357 *
358 *-----------------------------------------------------------------------
359 *
360 */
361/*#define CFG_DER 0x2002000F*/
362#define CFG_DER 0
363
364/*
365 * Init Memory Controller:
366 *
367 * BR0/1 and OR0/1 (FLASH)
368 */
369
370#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
371
372/* used to re-map FLASH both when starting from SRAM or FLASH:
373 * restrict access enough to keep SRAM working (if any)
374 * but not too much to meddle with FLASH accesses
375 */
376#define CFG_REMAP_OR_AM 0x80000000 /* OR addr mask */
377#define CFG_PRELIM_OR_AM 0xE0000000 /* OR addr mask */
378
379/* FLASH timing: ACS = 11, TRLX = 0, CSNT = 1, SCY = 5, EHTR = 1 */
380#define CFG_OR_TIMING_FLASH (OR_CSNT_SAM | OR_BI | OR_SCY_5_CLK | OR_TRLX)
381
382#define CFG_OR0_REMAP (CFG_REMAP_OR_AM | CFG_OR_TIMING_FLASH)
383#define CFG_OR0_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_FLASH)
384#define CFG_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_PS_8 | BR_V )
385
wdenkc26e4542004-04-18 10:13:26 +0000386#if CONFIG_NETPHONE_VERSION == 2
387
388#define FLASH_BASE4_PRELIM 0x40080000 /* FLASH bank #1 */
389
390#define CFG_OR4_REMAP (CFG_REMAP_OR_AM | CFG_OR_TIMING_FLASH)
391#define CFG_OR4_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_FLASH)
392#define CFG_BR4_PRELIM ((FLASH_BASE4_PRELIM & BR_BA_MSK) | BR_PS_8 | BR_V )
393
394#endif
395
wdenk04a85b32004-04-15 18:22:41 +0000396/*
397 * BR3 and OR3 (SDRAM)
398 *
399 */
400#define SDRAM_BASE3_PRELIM 0x00000000 /* SDRAM bank #0 */
401#define SDRAM_MAX_SIZE (256 << 20) /* max 256MB per bank */
402
403/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */
404#define CFG_OR_TIMING_SDRAM (OR_CSNT_SAM | OR_G5LS)
405
406#define CFG_OR3_PRELIM ((0xFFFFFFFFLU & ~(SDRAM_MAX_SIZE - 1)) | CFG_OR_TIMING_SDRAM)
407#define CFG_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMB | BR_PS_32 | BR_V)
408
409/*
410 * Memory Periodic Timer Prescaler
411 */
412
413/*
414 * Memory Periodic Timer Prescaler
415 *
416 * The Divider for PTA (refresh timer) configuration is based on an
417 * example SDRAM configuration (64 MBit, one bank). The adjustment to
418 * the number of chip selects (NCS) and the actually needed refresh
419 * rate is done by setting MPTPR.
420 *
421 * PTA is calculated from
422 * PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
423 *
424 * gclk CPU clock (not bus clock!)
425 * Trefresh Refresh cycle * 4 (four word bursts used)
426 *
427 * 4096 Rows from SDRAM example configuration
428 * 1000 factor s -> ms
429 * 32 PTP (pre-divider from MPTPR) from SDRAM example configuration
430 * 4 Number of refresh cycles per period
431 * 64 Refresh cycle in ms per number of rows
432 * --------------------------------------------
433 * Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
434 *
435 * 50 MHz => 50.000.000 / Divider = 98
436 * 66 Mhz => 66.000.000 / Divider = 129
437 * 80 Mhz => 80.000.000 / Divider = 156
438 */
439
440#define CFG_MAMR_PTA 234
441
442/*
443 * For 16 MBit, refresh rates could be 31.3 us
444 * (= 64 ms / 2K = 125 / quad bursts).
445 * For a simpler initialization, 15.6 us is used instead.
446 *
447 * #define CFG_MPTPR_2BK_2K MPTPR_PTP_DIV32 for 2 banks
448 * #define CFG_MPTPR_1BK_2K MPTPR_PTP_DIV64 for 1 bank
449 */
450#define CFG_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */
451#define CFG_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */
452
453/* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */
454#define CFG_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */
455#define CFG_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */
456
457/*
458 * MAMR settings for SDRAM
459 */
460
461/* 8 column SDRAM */
462#define CFG_MAMR_8COL ((CFG_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
463 MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \
464 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
465
466/* 9 column SDRAM */
467#define CFG_MAMR_9COL ((CFG_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
468 MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \
469 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
470
471/*
472 * Internal Definitions
473 *
474 * Boot Flags
475 */
476#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
477#define BOOTFLAG_WARM 0x02 /* Software reboot */
478
479#define CONFIG_ARTOS /* include ARTOS support */
480
481#define CONFIG_LAST_STAGE_INIT /* needed to reset the damn phys */
482
483/****************************************************************/
484
485#define DSP_SIZE 0x00010000 /* 64K */
486#define NAND_SIZE 0x00010000 /* 64K */
wdenk04a85b32004-04-15 18:22:41 +0000487
488#define DSP_BASE 0xF1000000
489#define NAND_BASE 0xF1010000
wdenk04a85b32004-04-15 18:22:41 +0000490
491/****************************************************************/
492
493/* NAND */
494#define CFG_NAND_BASE NAND_BASE
495#define CONFIG_MTD_NAND_ECC_JFFS2
wdenk79fa88f2004-06-07 23:46:25 +0000496#define CONFIG_MTD_NAND_VERIFY_WRITE
497#define CONFIG_MTD_NAND_UNSAFE
wdenk04a85b32004-04-15 18:22:41 +0000498
499#define CFG_MAX_NAND_DEVICE 1
500
501#define SECTORSIZE 512
502#define ADDR_COLUMN 1
503#define ADDR_PAGE 2
504#define ADDR_COLUMN_PAGE 3
505#define NAND_ChipID_UNKNOWN 0x00
506#define NAND_MAX_FLOORS 1
507#define NAND_MAX_CHIPS 1
508
509/* ALE = PD17, CLE = PE18, CE = PE20, F_RY_BY = PE31 */
510#define NAND_DISABLE_CE(nand) \
511 do { \
512 (((volatile immap_t *)CFG_IMMR)->im_cpm.cp_pedat) |= (1 << (31 - 20)); \
513 } while(0)
514
515#define NAND_ENABLE_CE(nand) \
516 do { \
517 (((volatile immap_t *)CFG_IMMR)->im_cpm.cp_pedat) &= ~(1 << (31 - 20)); \
518 } while(0)
519
520#define NAND_CTL_CLRALE(nandptr) \
521 do { \
522 (((volatile immap_t *)CFG_IMMR)->im_cpm.cp_pedat) &= ~(1 << (31 - 17)); \
523 } while(0)
524
525#define NAND_CTL_SETALE(nandptr) \
526 do { \
527 (((volatile immap_t *)CFG_IMMR)->im_cpm.cp_pedat) |= (1 << (31 - 17)); \
528 } while(0)
529
530#define NAND_CTL_CLRCLE(nandptr) \
531 do { \
532 (((volatile immap_t *)CFG_IMMR)->im_cpm.cp_pedat) &= ~(1 << (31 - 18)); \
533 } while(0)
534
535#define NAND_CTL_SETCLE(nandptr) \
536 do { \
537 (((volatile immap_t *)CFG_IMMR)->im_cpm.cp_pedat) |= (1 << (31 - 18)); \
538 } while(0)
539
wdenkc26e4542004-04-18 10:13:26 +0000540#if CONFIG_NETPHONE_VERSION == 1
wdenk04a85b32004-04-15 18:22:41 +0000541#define NAND_WAIT_READY(nand) \
542 do { \
wdenkc26e4542004-04-18 10:13:26 +0000543 int _tries = 0; \
wdenk04a85b32004-04-15 18:22:41 +0000544 while ((((volatile immap_t *)CFG_IMMR)->im_cpm.cp_pedat & (1 << (31 - 31))) == 0) \
wdenkc26e4542004-04-18 10:13:26 +0000545 if (++_tries > 100000) \
546 break; \
wdenk04a85b32004-04-15 18:22:41 +0000547 } while (0)
wdenkc26e4542004-04-18 10:13:26 +0000548#elif CONFIG_NETPHONE_VERSION == 2
549#define NAND_WAIT_READY(nand) \
550 do { \
551 int _tries = 0; \
552 while ((((volatile immap_t *)CFG_IMMR)->im_ioport.iop_pcdat & (1 << (15 - 15))) == 0) \
553 if (++_tries > 100000) \
554 break; \
555 } while (0)
556#endif
wdenk04a85b32004-04-15 18:22:41 +0000557
558#define WRITE_NAND_COMMAND(d, adr) \
559 do { \
560 *(volatile unsigned char *)((unsigned long)(adr)) = (unsigned char)(d); \
561 } while(0)
562
563#define WRITE_NAND_ADDRESS(d, adr) \
564 do { \
565 *(volatile unsigned char *)((unsigned long)(adr)) = (unsigned char)(d); \
566 } while(0)
567
568#define WRITE_NAND(d, adr) \
569 do { \
570 *(volatile unsigned char *)((unsigned long)(adr)) = (unsigned char)(d); \
571 } while(0)
572
573#define READ_NAND(adr) \
574 ((unsigned char)(*(volatile unsigned char *)(unsigned long)(adr)))
575
576/*****************************************************************************/
577
wdenk79fa88f2004-06-07 23:46:25 +0000578#define CFG_DIRECT_FLASH_TFTP
579#define CFG_DIRECT_NAND_TFTP
580
581/*****************************************************************************/
582
wdenkc26e4542004-04-18 10:13:26 +0000583#if CONFIG_NETPHONE_VERSION == 1
wdenk04a85b32004-04-15 18:22:41 +0000584#define STATUS_LED_BIT 0x00000008 /* bit 28 */
wdenkc26e4542004-04-18 10:13:26 +0000585#elif CONFIG_NETPHONE_VERSION == 2
586#define STATUS_LED_BIT 0x00000080 /* bit 24 */
587#endif
588
wdenk04a85b32004-04-15 18:22:41 +0000589#define STATUS_LED_PERIOD (CFG_HZ / 2)
590#define STATUS_LED_STATE STATUS_LED_BLINKING
591
592#define STATUS_LED_ACTIVE 0 /* LED on for bit == 0 */
593#define STATUS_LED_BOOT 0 /* LED 0 used for boot status */
594
595#ifndef __ASSEMBLY__
596
597/* LEDs */
598
599/* led_id_t is unsigned int mask */
600typedef unsigned int led_id_t;
601
602#define __led_toggle(_msk) \
603 do { \
604 ((volatile immap_t *)CFG_IMMR)->im_cpm.cp_pedat ^= (_msk); \
605 } while(0)
606
607#define __led_set(_msk, _st) \
608 do { \
609 if ((_st)) \
610 ((volatile immap_t *)CFG_IMMR)->im_cpm.cp_pedat |= (_msk); \
611 else \
612 ((volatile immap_t *)CFG_IMMR)->im_cpm.cp_pedat &= ~(_msk); \
613 } while(0)
614
615#define __led_init(msk, st) __led_set(msk, st)
616
617#endif
618
619/***********************************************************************************************************
620
wdenkc26e4542004-04-18 10:13:26 +0000621 ----------------------------------------------------------------------------------------------
622
623 (V1) version 1 of the board
624 (V2) version 2 of the board
625
626 ----------------------------------------------------------------------------------------------
627
wdenk04a85b32004-04-15 18:22:41 +0000628 Pin definitions:
629
630 +------+----------------+--------+------------------------------------------------------------
631 | # | Name | Type | Comment
632 +------+----------------+--------+------------------------------------------------------------
633 | PA3 | SPIEN_MAX | Output | MAX serial to uart chip select
634 | PA7 | DSP_INT | Output | DSP interrupt
635 | PA10 | DSP_RESET | Output | DSP reset
636 | PA14 | USBOE | Output | USB (1)
637 | PA15 | USBRXD | Output | USB (1)
638 | PB19 | BT_RTS | Output | Bluetooth (0)
639 | PB23 | BT_CTS | Output | Bluetooth (0)
640 | PB26 | SPIEN_SEP | Output | Serial EEPROM chip select
641 | PB27 | SPICS_DISP | Output | Display chip select
642 | PB28 | SPI_RXD_3V | Input | SPI Data Rx
643 | PB29 | SPI_TXD | Output | SPI Data Tx
644 | PB30 | SPI_CLK | Output | SPI Clock
645 | PC10 | DISPA0 | Output | Display A0
646 | PC11 | BACKLIGHT | Output | Display backlit
wdenkc26e4542004-04-18 10:13:26 +0000647 | PC12 | SPI2RXD | Input | (V1) 2nd SPI RXD
648 | | IO_RESET | Output | (V2) General I/O reset
649 | PC13 | SPI2TXD | Output | (V1) 2nd SPI TXD (V1)
650 | | HOOK | Input | (V2) Hook input interrupt
651 | PC15 | SPI2CLK | Output | (V1) 2nd SPI CLK
652 | | F_RY_BY | Input | (V2) NAND F_RY_BY
wdenk04a85b32004-04-15 18:22:41 +0000653 | PE17 | F_ALE | Output | NAND F_ALE
654 | PE18 | F_CLE | Output | NAND F_CLE
655 | PE20 | F_CE | Output | NAND F_CE
wdenkc26e4542004-04-18 10:13:26 +0000656 | PE24 | SPICS_SCOUT | Output | (V1) Codec chip select
657 | | LED | Output | (V2) LED
wdenk04a85b32004-04-15 18:22:41 +0000658 | PE27 | SPICS_ER | Output | External serial register CS
wdenkc26e4542004-04-18 10:13:26 +0000659 | PE28 | LEDIO1 | Output | (V1) LED
660 | | BKBR1 | Input | (V2) Keyboard input scan
661 | PE29 | LEDIO2 | Output | (V1) LED hook for A (TA2)
662 | | BKBR2 | Input | (V2) Keyboard input scan
663 | PE30 | LEDIO3 | Output | (V1) LED hook for A (TA2)
664 | | BKBR3 | Input | (V2) Keyboard input scan
665 | PE31 | F_RY_BY | Input | (V1) NAND F_RY_BY
666 | | BKBR4 | Input | (V2) Keyboard input scan
wdenk04a85b32004-04-15 18:22:41 +0000667 +------+----------------+--------+---------------------------------------------------
668
wdenkc26e4542004-04-18 10:13:26 +0000669 ----------------------------------------------------------------------------------------------
670
671 Serial register input:
672
673 +------+----------------+------------------------------------------------------------
674 | # | Name | Comment
675 +------+----------------+------------------------------------------------------------
wdenk6e592382004-04-18 17:39:38 +0000676 | 0 | BKBR1 | (V1) Keyboard input scan
677 | 1 | BKBR3 | (V1) Keyboard input scan
678 | 2 | BKBR4 | (V1) Keyboard input scan
679 | 3 | BKBR2 | (V1) Keyboard input scan
680 | 4 | HOOK | (V1) Hook switch
wdenkc26e4542004-04-18 10:13:26 +0000681 | 5 | BT_LINK | (V1) Bluetooth link status
682 | 6 | HOST_WAKE | (V1) Bluetooth host wake up
683 | 7 | OK_ETH | (V1) Cisco inline power OK status
684 +------+----------------+------------------------------------------------------------
685
686 ----------------------------------------------------------------------------------------------
687
688 Serial register output:
689
690 +------+----------------+------------------------------------------------------------
691 | # | Name | Comment
692 +------+----------------+------------------------------------------------------------
wdenk6e592382004-04-18 17:39:38 +0000693 | 0 | KEY1 | Keyboard output scan
694 | 1 | KEY2 | Keyboard output scan
695 | 2 | KEY3 | Keyboard output scan
696 | 3 | KEY4 | Keyboard output scan
697 | 4 | KEY5 | Keyboard output scan
698 | 5 | KEY6 | Keyboard output scan
699 | 6 | KEY7 | Keyboard output scan
wdenkc26e4542004-04-18 10:13:26 +0000700 | 7 | BT_WAKE | Bluetooth wake up
701 +------+----------------+------------------------------------------------------------
702
703 ----------------------------------------------------------------------------------------------
704
wdenk04a85b32004-04-15 18:22:41 +0000705 Chip selects:
706
707 +------+----------------+------------------------------------------------------------
708 | # | Name | Comment
709 +------+----------------+------------------------------------------------------------
710 | CS0 | CS0 | Boot flash
711 | CS1 | CS_FLASH | NAND flash
712 | CS2 | CS_DSP | DSP
713 | CS3 | DCS_DRAM | DRAM
wdenkc26e4542004-04-18 10:13:26 +0000714 | CS4 | CS_FLASH2 | (V2) 2nd flash
wdenk04a85b32004-04-15 18:22:41 +0000715 +------+----------------+------------------------------------------------------------
716
wdenkc26e4542004-04-18 10:13:26 +0000717 ----------------------------------------------------------------------------------------------
718
wdenk04a85b32004-04-15 18:22:41 +0000719 Interrupts:
720
721 +------+----------------+------------------------------------------------------------
722 | # | Name | Comment
723 +------+----------------+------------------------------------------------------------
724 | IRQ1 | IRQ_DSP | DSP interrupt
725 | IRQ3 | S_INTER | DUSLIC ???
726 | IRQ4 | F_RY_BY | NAND
727 | IRQ7 | IRQ_MAX | MAX 3100 interrupt
728 +------+----------------+------------------------------------------------------------
729
wdenkc26e4542004-04-18 10:13:26 +0000730 ----------------------------------------------------------------------------------------------
731
wdenk04a85b32004-04-15 18:22:41 +0000732 Interrupts on PCMCIA pins:
733
734 +------+----------------+------------------------------------------------------------
735 | # | Name | Comment
736 +------+----------------+------------------------------------------------------------
737 | IP_A0| PHY1_LINK | Link status changed for #1 Ethernet interface
738 | IP_A1| PHY2_LINK | Link status changed for #2 Ethernet interface
739 | IP_A2| RMII1_MDINT | PHY interrupt for #1
740 | IP_A3| RMII2_MDINT | PHY interrupt for #2
wdenkc26e4542004-04-18 10:13:26 +0000741 | IP_A5| HOST_WAKE | (V2) Bluetooth host wake
742 | IP_A6| OK_ETH | (V2) Cisco inline power OK
wdenk04a85b32004-04-15 18:22:41 +0000743 +------+----------------+------------------------------------------------------------
744
745*************************************************************************************************/
746
747#define CONFIG_SED156X 1 /* use SED156X */
748#define CONFIG_SED156X_PG12864Q 1 /* type of display used */
749
750/* serial interfacing macros */
751
752#define SED156X_SPI_RXD_PORT (((volatile immap_t *)CFG_IMMR)->im_cpm.cp_pbdat)
753#define SED156X_SPI_RXD_MASK 0x00000008
754
755#define SED156X_SPI_TXD_PORT (((volatile immap_t *)CFG_IMMR)->im_cpm.cp_pbdat)
756#define SED156X_SPI_TXD_MASK 0x00000004
757
758#define SED156X_SPI_CLK_PORT (((volatile immap_t *)CFG_IMMR)->im_cpm.cp_pbdat)
759#define SED156X_SPI_CLK_MASK 0x00000002
760
761#define SED156X_CS_PORT (((volatile immap_t *)CFG_IMMR)->im_cpm.cp_pbdat)
762#define SED156X_CS_MASK 0x00000010
763
764#define SED156X_A0_PORT (((volatile immap_t *)CFG_IMMR)->im_ioport.iop_pcdat)
765#define SED156X_A0_MASK 0x0020
766
767/*************************************************************************************************/
768
769#define CFG_CONSOLE_IS_IN_ENV 1
770#define CFG_CONSOLE_OVERWRITE_ROUTINE 1
771#define CFG_CONSOLE_ENV_OVERWRITE 1
772
773/*************************************************************************************************/
774
775/* use board specific hardware */
776#undef CONFIG_WATCHDOG /* watchdog disabled */
777#define CONFIG_HW_WATCHDOG
778#define CONFIG_SHOW_ACTIVITY
779
780/*************************************************************************************************/
781
782/* phone console configuration */
783
784#define PHONE_CONSOLE_POLL_HZ (CFG_HZ/200) /* poll every 5ms */
785
786/*************************************************************************************************/
787
788#define CONFIG_CDP_DEVICE_ID 20
789#define CONFIG_CDP_DEVICE_ID_PREFIX "NP" /* netphone */
790#define CONFIG_CDP_PORT_ID "eth%d"
791#define CONFIG_CDP_CAPABILITIES 0x00000010
792#define CONFIG_CDP_VERSION "u-boot" " " __DATE__ " " __TIME__
793#define CONFIG_CDP_PLATFORM "Intracom NetPhone"
794#define CONFIG_CDP_TRIGGER 0x20020001
795#define CONFIG_CDP_POWER_CONSUMPTION 4300 /* 90 mA @ 48V */
796#define CONFIG_CDP_APPLIANCE_VLAN_TYPE 0x01 /* ipphone */
797
798/*************************************************************************************************/
799
800#define CONFIG_AUTO_COMPLETE 1
801
802/*************************************************************************************************/
803
wdenkc26e4542004-04-18 10:13:26 +0000804#define CONFIG_CRC32_VERIFY 1
805
806/*************************************************************************************************/
807
808#define CONFIG_HUSH_OLD_PARSER_COMPATIBLE 1
809
810/*************************************************************************************************/
wdenk04a85b32004-04-15 18:22:41 +0000811#endif /* __CONFIG_H */