blob: 5e0a096ce503cbec9f9383662c684d4525411ee1 [file] [log] [blame]
Troy Kiskyabbab702012-10-22 15:19:01 +00001/*
2 * watchdog.c - driver for i.mx on-chip watchdog
3 *
4 * Licensed under the GPL-2 or later.
5 */
6
7#include <common.h>
Simon Glass9a3b4ce2019-12-28 10:45:01 -07008#include <cpu_func.h>
Marek Vasut4b969de2019-06-09 03:46:22 +02009#include <dm.h>
Simon Glassdb41d652019-12-28 10:45:07 -070010#include <hang.h>
Troy Kiskyabbab702012-10-22 15:19:01 +000011#include <asm/io.h>
Marek Vasut4b969de2019-06-09 03:46:22 +020012#include <wdt.h>
Troy Kiskyabbab702012-10-22 15:19:01 +000013#include <watchdog.h>
14#include <asm/arch/imx-regs.h>
Xiaoliang Yang005c1cf2018-10-18 18:27:45 +080015#ifdef CONFIG_FSL_LSCH2
16#include <asm/arch/immap_lsch2.h>
17#endif
Fabio Estevamf5327272015-10-03 14:20:59 -030018#include <fsl_wdog.h>
Mo, Yuezhangee6866e2020-07-01 09:15:28 +000019#include <div64.h>
20
21#define TIMEOUT_MAX 128000
22#define TIMEOUT_MIN 500
Troy Kiskyabbab702012-10-22 15:19:01 +000023
Robert Hancockf2929d12019-08-06 11:05:30 -060024static void imx_watchdog_expire_now(struct watchdog_regs *wdog, bool ext_reset)
Troy Kiskyabbab702012-10-22 15:19:01 +000025{
Robert Hancockf2929d12019-08-06 11:05:30 -060026 u16 wcr = WCR_WDE;
Marek Vasut4b969de2019-06-09 03:46:22 +020027
Robert Hancockf2929d12019-08-06 11:05:30 -060028 if (ext_reset)
29 wcr |= WCR_SRS; /* do not assert internal reset */
30 else
31 wcr |= WCR_WDA; /* do not assert external reset */
32
33 /* Write 3 times to ensure it works, due to IMX6Q errata ERR004346 */
34 writew(wcr, &wdog->wcr);
35 writew(wcr, &wdog->wcr);
36 writew(wcr, &wdog->wcr);
37
Marek Vasut4b969de2019-06-09 03:46:22 +020038 while (1) {
39 /*
Robert Hancockf2929d12019-08-06 11:05:30 -060040 * spin before reset
Marek Vasut4b969de2019-06-09 03:46:22 +020041 */
42 }
43}
44
45#if !defined(CONFIG_IMX_WATCHDOG) || \
46 (defined(CONFIG_IMX_WATCHDOG) && !CONFIG_IS_ENABLED(WDT))
47void __attribute__((weak)) reset_cpu(ulong addr)
48{
Troy Kiskyabbab702012-10-22 15:19:01 +000049 struct watchdog_regs *wdog = (struct watchdog_regs *)WDOG1_BASE_ADDR;
50
Robert Hancockf2929d12019-08-06 11:05:30 -060051 imx_watchdog_expire_now(wdog, true);
Marek Vasut4b969de2019-06-09 03:46:22 +020052}
53#endif
54
55#if defined(CONFIG_IMX_WATCHDOG)
56static void imx_watchdog_reset(struct watchdog_regs *wdog)
57{
58#ifndef CONFIG_WATCHDOG_RESET_DISABLE
Troy Kiskyabbab702012-10-22 15:19:01 +000059 writew(0x5555, &wdog->wsr);
60 writew(0xaaaa, &wdog->wsr);
Xiaoliang Yangda4918a2018-10-18 18:27:46 +080061#endif /* CONFIG_WATCHDOG_RESET_DISABLE*/
Troy Kiskyabbab702012-10-22 15:19:01 +000062}
63
Mo, Yuezhangee6866e2020-07-01 09:15:28 +000064static void imx_watchdog_init(struct watchdog_regs *wdog, bool ext_reset,
65 u64 timeout)
Troy Kiskyabbab702012-10-22 15:19:01 +000066{
Robert Hancockceea0c12019-08-06 11:05:29 -060067 u16 wcr;
Troy Kiskyabbab702012-10-22 15:19:01 +000068
69 /*
70 * The timer watchdog can be set between
71 * 0.5 and 128 Seconds. If not defined
72 * in configuration file, sets 128 Seconds
73 */
74#ifndef CONFIG_WATCHDOG_TIMEOUT_MSECS
75#define CONFIG_WATCHDOG_TIMEOUT_MSECS 128000
76#endif
Mo, Yuezhangee6866e2020-07-01 09:15:28 +000077
78 timeout = max_t(u64, timeout, TIMEOUT_MIN);
79 timeout = min_t(u64, timeout, TIMEOUT_MAX);
80 timeout = lldiv(timeout, 500) - 1;
81
Xiaoliang Yang005c1cf2018-10-18 18:27:45 +080082#ifdef CONFIG_FSL_LSCH2
Robert Hancockceea0c12019-08-06 11:05:29 -060083 wcr = (WCR_WDA | WCR_SRS | WCR_WDE) << 8 | timeout;
Xiaoliang Yang005c1cf2018-10-18 18:27:45 +080084#else
Robert Hancockceea0c12019-08-06 11:05:29 -060085 wcr = WCR_WDZST | WCR_WDBG | WCR_WDE | WCR_SRS |
86 WCR_WDA | SET_WCR_WT(timeout);
87 if (ext_reset)
88 wcr |= WCR_WDT;
Xiaoliang Yang005c1cf2018-10-18 18:27:45 +080089#endif /* CONFIG_FSL_LSCH2*/
Robert Hancockceea0c12019-08-06 11:05:29 -060090 writew(wcr, &wdog->wcr);
Marek Vasut4b969de2019-06-09 03:46:22 +020091 imx_watchdog_reset(wdog);
Troy Kiskyabbab702012-10-22 15:19:01 +000092}
Troy Kiskyabbab702012-10-22 15:19:01 +000093
Marek Vasut4b969de2019-06-09 03:46:22 +020094#if !CONFIG_IS_ENABLED(WDT)
95void hw_watchdog_reset(void)
Troy Kiskyabbab702012-10-22 15:19:01 +000096{
97 struct watchdog_regs *wdog = (struct watchdog_regs *)WDOG1_BASE_ADDR;
98
Marek Vasut4b969de2019-06-09 03:46:22 +020099 imx_watchdog_reset(wdog);
Troy Kiskyabbab702012-10-22 15:19:01 +0000100}
Marek Vasut4b969de2019-06-09 03:46:22 +0200101
102void hw_watchdog_init(void)
103{
104 struct watchdog_regs *wdog = (struct watchdog_regs *)WDOG1_BASE_ADDR;
105
Mo, Yuezhangee6866e2020-07-01 09:15:28 +0000106 imx_watchdog_init(wdog, true, CONFIG_WATCHDOG_TIMEOUT_MSECS);
Marek Vasut4b969de2019-06-09 03:46:22 +0200107}
108#else
109struct imx_wdt_priv {
110 void __iomem *base;
Robert Hancockceea0c12019-08-06 11:05:29 -0600111 bool ext_reset;
Marek Vasut4b969de2019-06-09 03:46:22 +0200112};
113
114static int imx_wdt_reset(struct udevice *dev)
115{
116 struct imx_wdt_priv *priv = dev_get_priv(dev);
117
118 imx_watchdog_reset(priv->base);
119
120 return 0;
121}
122
123static int imx_wdt_expire_now(struct udevice *dev, ulong flags)
124{
125 struct imx_wdt_priv *priv = dev_get_priv(dev);
126
Robert Hancockf2929d12019-08-06 11:05:30 -0600127 imx_watchdog_expire_now(priv->base, priv->ext_reset);
Marek Vasut4b969de2019-06-09 03:46:22 +0200128 hang();
129
130 return 0;
131}
132
133static int imx_wdt_start(struct udevice *dev, u64 timeout, ulong flags)
134{
135 struct imx_wdt_priv *priv = dev_get_priv(dev);
136
Mo, Yuezhangee6866e2020-07-01 09:15:28 +0000137 imx_watchdog_init(priv->base, priv->ext_reset, timeout);
Marek Vasut4b969de2019-06-09 03:46:22 +0200138
139 return 0;
140}
141
142static int imx_wdt_probe(struct udevice *dev)
143{
144 struct imx_wdt_priv *priv = dev_get_priv(dev);
145
146 priv->base = dev_read_addr_ptr(dev);
147 if (!priv->base)
148 return -ENOENT;
149
Robert Hancockceea0c12019-08-06 11:05:29 -0600150 priv->ext_reset = dev_read_bool(dev, "fsl,ext-reset-output");
151
Marek Vasut4b969de2019-06-09 03:46:22 +0200152 return 0;
153}
154
155static const struct wdt_ops imx_wdt_ops = {
156 .start = imx_wdt_start,
157 .reset = imx_wdt_reset,
158 .expire_now = imx_wdt_expire_now,
159};
160
161static const struct udevice_id imx_wdt_ids[] = {
162 { .compatible = "fsl,imx21-wdt" },
163 {}
164};
165
166U_BOOT_DRIVER(imx_wdt) = {
167 .name = "imx_wdt",
168 .id = UCLASS_WDT,
169 .of_match = imx_wdt_ids,
170 .probe = imx_wdt_probe,
171 .ops = &imx_wdt_ops,
Simon Glass41575d82020-12-03 16:55:17 -0700172 .priv_auto = sizeof(struct imx_wdt_priv),
Marek Vasut4b969de2019-06-09 03:46:22 +0200173 .flags = DM_FLAG_PRE_RELOC,
174};
175#endif
176#endif