blob: f6068a2b3411d3a6b6bc73dc0611e57c43da706f [file] [log] [blame]
Sudhakar Rajashekhara89b765c2010-06-10 15:18:15 +05301/*
2 * Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com/
3 *
4 * Based on davinci_dvevm.h. Original Copyrights follow:
5 *
6 * Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
21 */
22
23#ifndef __CONFIG_H
24#define __CONFIG_H
25
26/*
27 * Board
28 */
Ben Gardiner3d248d32010-10-14 17:26:29 -040029#define CONFIG_DRIVER_TI_EMAC
Stefano Babicd73a8a12010-11-11 15:38:02 +010030#define CONFIG_USE_SPIFLASH
Sudhakar Rajashekhara89b765c2010-06-10 15:18:15 +053031
Nagabhushana Netagunte1506b0a2011-09-03 22:18:32 -040032
Sudhakar Rajashekhara89b765c2010-06-10 15:18:15 +053033/*
34 * SoC Configuration
35 */
36#define CONFIG_MACH_DAVINCI_DA850_EVM
37#define CONFIG_ARM926EJS /* arm926ejs CPU core */
38#define CONFIG_SOC_DA8XX /* TI DA8xx SoC */
39#define CONFIG_SYS_CLK_FREQ clk_get(DAVINCI_ARM_CLKID)
40#define CONFIG_SYS_OSCIN_FREQ 24000000
41#define CONFIG_SYS_TIMERBASE DAVINCI_TIMER0_BASE
42#define CONFIG_SYS_HZ_CLOCK clk_get(DAVINCI_AUXCLK_CLKID)
43#define CONFIG_SYS_HZ 1000
44#define CONFIG_SKIP_LOWLEVEL_INIT
Sughosh Ganuf760d142010-10-23 00:58:03 +053045#define CONFIG_SYS_TEXT_BASE 0xc1080000
Nagabhushana Netaguntebd65d002011-09-03 22:17:37 -040046#define CONFIG_SYS_ICACHE_OFF
47#define CONFIG_SYS_DCACHE_OFF
48#define CONFIG_SYS_L2CACHE_OFF
Sudhakar Rajashekhara89b765c2010-06-10 15:18:15 +053049
50/*
51 * Memory Info
52 */
53#define CONFIG_SYS_MALLOC_LEN (0x10000 + 1*1024*1024) /* malloc() len */
Sudhakar Rajashekhara89b765c2010-06-10 15:18:15 +053054#define PHYS_SDRAM_1 DAVINCI_DDR_EMIF_DATA_BASE /* DDR Start */
55#define PHYS_SDRAM_1_SIZE (64 << 20) /* SDRAM size 64MB */
Ben Gardiner97003752010-08-23 09:08:15 -040056#define CONFIG_MAX_RAM_BANK_SIZE (512 << 20) /* max size from SPRS586*/
Sudhakar Rajashekhara89b765c2010-06-10 15:18:15 +053057
58/* memtest start addr */
59#define CONFIG_SYS_MEMTEST_START (PHYS_SDRAM_1 + 0x2000000)
60
61/* memtest will be run on 16MB */
62#define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_1 + 0x2000000 + 16*1024*1024)
63
64#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
65#define CONFIG_STACKSIZE (256*1024) /* regular stack */
66
67/*
68 * Serial Driver info
69 */
70#define CONFIG_SYS_NS16550
71#define CONFIG_SYS_NS16550_SERIAL
72#define CONFIG_SYS_NS16550_REG_SIZE -4 /* NS16550 register size */
73#define CONFIG_SYS_NS16550_COM1 DAVINCI_UART2_BASE /* Base address of UART2 */
74#define CONFIG_SYS_NS16550_CLK clk_get(DAVINCI_UART2_CLKID)
75#define CONFIG_CONS_INDEX 1 /* use UART0 for console */
76#define CONFIG_BAUDRATE 115200 /* Default baud rate */
77#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
78
Stefano Babicd73a8a12010-11-11 15:38:02 +010079#define CONFIG_SPI
80#define CONFIG_SPI_FLASH
81#define CONFIG_SPI_FLASH_STMICRO
Manjunathappa, Prakash8cf47392011-09-03 22:19:56 -040082#define CONFIG_SPI_FLASH_WINBOND
Stefano Babicd73a8a12010-11-11 15:38:02 +010083#define CONFIG_DAVINCI_SPI
84#define CONFIG_SYS_SPI_BASE DAVINCI_SPI1_BASE
85#define CONFIG_SYS_SPI_CLK clk_get(DAVINCI_SPI1_CLKID)
86#define CONFIG_SF_DEFAULT_SPEED 30000000
87#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
88
Sudhakar Rajashekhara89b765c2010-06-10 15:18:15 +053089/*
90 * I2C Configuration
91 */
92#define CONFIG_HARD_I2C
93#define CONFIG_DRIVER_DAVINCI_I2C
94#define CONFIG_SYS_I2C_SPEED 25000
95#define CONFIG_SYS_I2C_SLAVE 10 /* Bogus, master-only in U-Boot */
Sudhakar Rajashekharad2607402010-11-18 09:59:37 -050096#define CONFIG_SYS_I2C_EXPANDER_ADDR 0x20
Sudhakar Rajashekhara89b765c2010-06-10 15:18:15 +053097
98/*
Ben Gardiner6b2c6462010-10-14 17:26:25 -040099 * Flash & Environment
100 */
101#ifdef CONFIG_USE_NAND
102#undef CONFIG_ENV_IS_IN_FLASH
103#define CONFIG_NAND_DAVINCI
104#define CONFIG_SYS_NO_FLASH
105#define CONFIG_ENV_IS_IN_NAND /* U-Boot env in NAND Flash */
106#define CONFIG_ENV_OFFSET 0x0 /* Block 0--not used by bootcode */
107#define CONFIG_ENV_SIZE (128 << 10)
108#define CONFIG_SYS_NAND_USE_FLASH_BBT
109#define CONFIG_SYS_NAND_4BIT_HW_ECC_OOBFIRST
110#define CONFIG_SYS_NAND_PAGE_2K
111#define CONFIG_SYS_NAND_CS 3
112#define CONFIG_SYS_NAND_BASE DAVINCI_ASYNC_EMIF_DATA_CE3_BASE
113#define CONFIG_SYS_CLE_MASK 0x10
114#define CONFIG_SYS_ALE_MASK 0x8
115#undef CONFIG_SYS_NAND_HW_ECC
116#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
117#define NAND_MAX_CHIPS 1
Ben Gardiner6b2c6462010-10-14 17:26:25 -0400118#endif
119
120/*
Ben Gardiner3d248d32010-10-14 17:26:29 -0400121 * Network & Ethernet Configuration
122 */
123#ifdef CONFIG_DRIVER_TI_EMAC
124#define CONFIG_EMAC_MDIO_PHY_NUM 0
125#define CONFIG_MII
126#define CONFIG_BOOTP_DEFAULT
127#define CONFIG_BOOTP_DNS
128#define CONFIG_BOOTP_DNS2
129#define CONFIG_BOOTP_SEND_HOSTNAME
130#define CONFIG_NET_RETRY_COUNT 10
131#define CONFIG_NET_MULTI
132#endif
133
Nagabhushana Netagunte1506b0a2011-09-03 22:18:32 -0400134#ifdef CONFIG_USE_NOR
135#define CONFIG_ENV_IS_IN_FLASH
136#define CONFIG_FLASH_CFI_DRIVER
137#define CONFIG_SYS_FLASH_CFI
138#define CONFIG_SYS_FLASH_PROTECTION
139#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of flash banks */
140#define CONFIG_SYS_FLASH_SECT_SZ (128 << 10) /* 128KB */
141#define CONFIG_ENV_OFFSET (CONFIG_SYS_FLASH_SECT_SZ * 3)
142#define CONFIG_ENV_SIZE (10 << 10) /* 10KB */
143#define CONFIG_SYS_FLASH_BASE DAVINCI_ASYNC_EMIF_DATA_CE2_BASE
144#define PHYS_FLASH_SIZE (8 << 20) /* Flash size 8MB */
145#define CONFIG_SYS_MAX_FLASH_SECT ((PHYS_FLASH_SIZE/CONFIG_SYS_FLASH_SECT_SZ)\
146 + 3)
147#define CONFIG_ENV_SECT_SIZE CONFIG_SYS_FLASH_SECT_SZ
148#endif
149
Stefano Babicd73a8a12010-11-11 15:38:02 +0100150#ifdef CONFIG_USE_SPIFLASH
151#undef CONFIG_ENV_IS_IN_FLASH
152#undef CONFIG_ENV_IS_IN_NAND
153#define CONFIG_ENV_IS_IN_SPI_FLASH
154#define CONFIG_ENV_SIZE (64 << 10)
155#define CONFIG_ENV_OFFSET (256 << 10)
156#define CONFIG_ENV_SECT_SIZE (64 << 10)
157#define CONFIG_SYS_NO_FLASH
158#endif
159
Ben Gardiner3d248d32010-10-14 17:26:29 -0400160/*
Sudhakar Rajashekhara89b765c2010-06-10 15:18:15 +0530161 * U-Boot general configuration
162 */
Nagabhushana Netaguntecf2c24e2011-09-03 22:19:28 -0400163#define CONFIG_MISC_INIT_R
Sudhakar Rajashekhara89b765c2010-06-10 15:18:15 +0530164#define CONFIG_BOOTFILE "uImage" /* Boot file name */
Nagabhushana Netagunteac935e52011-09-03 22:18:59 -0400165#define CONFIG_SYS_PROMPT "U-Boot > " /* Command Prompt */
Sudhakar Rajashekhara89b765c2010-06-10 15:18:15 +0530166#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
167#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
168#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
169#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Args Buffer Size */
170#define CONFIG_SYS_LOAD_ADDR (PHYS_SDRAM_1 + 0x700000)
171#define CONFIG_VERSION_VARIABLE
172#define CONFIG_AUTO_COMPLETE
173#define CONFIG_SYS_HUSH_PARSER
174#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
175#define CONFIG_CMDLINE_EDITING
176#define CONFIG_SYS_LONGHELP
177#define CONFIG_CRC32_VERIFY
178#define CONFIG_MX_CYCLIC
179
180/*
181 * Linux Information
182 */
Ben Gardiner59e0d612010-10-14 17:26:32 -0400183#define LINUX_BOOT_PARAM_ADDR (PHYS_SDRAM_1 + 0x100)
Nagabhushana Netaguntecf2c24e2011-09-03 22:19:28 -0400184#define CONFIG_HWCONFIG /* enable hwconfig */
Sudhakar Rajashekhara89b765c2010-06-10 15:18:15 +0530185#define CONFIG_CMDLINE_TAG
Sekhar Nori4f6fc152010-11-19 11:39:48 -0500186#define CONFIG_REVISION_TAG
Sudhakar Rajashekhara89b765c2010-06-10 15:18:15 +0530187#define CONFIG_SETUP_MEMORY_TAGS
188#define CONFIG_BOOTARGS \
189 "mem=32M console=ttyS2,115200n8 root=/dev/mtdblock2 rw noinitrd ip=dhcp"
190#define CONFIG_BOOTDELAY 3
Nagabhushana Netaguntecf2c24e2011-09-03 22:19:28 -0400191#define CONFIG_EXTRA_ENV_SETTINGS "hwconfig=dsp:wake=yes"
Sudhakar Rajashekhara89b765c2010-06-10 15:18:15 +0530192
193/*
194 * U-Boot commands
195 */
196#include <config_cmd_default.h>
197#define CONFIG_CMD_ENV
198#define CONFIG_CMD_ASKENV
199#define CONFIG_CMD_DHCP
200#define CONFIG_CMD_DIAG
201#define CONFIG_CMD_MII
202#define CONFIG_CMD_PING
203#define CONFIG_CMD_SAVES
204#define CONFIG_CMD_MEMORY
205
206#ifndef CONFIG_DRIVER_TI_EMAC
207#undef CONFIG_CMD_NET
208#undef CONFIG_CMD_DHCP
209#undef CONFIG_CMD_MII
210#undef CONFIG_CMD_PING
211#endif
212
Ben Gardiner6b2c6462010-10-14 17:26:25 -0400213#ifdef CONFIG_USE_NAND
214#undef CONFIG_CMD_FLASH
215#undef CONFIG_CMD_IMLS
216#define CONFIG_CMD_NAND
Ben Gardiner771d0282010-10-14 17:26:27 -0400217
218#define CONFIG_CMD_MTDPARTS
219#define CONFIG_MTD_DEVICE
220#define CONFIG_MTD_PARTITIONS
221#define CONFIG_LZO
222#define CONFIG_RBTREE
223#define CONFIG_CMD_UBI
224#define CONFIG_CMD_UBIFS
Ben Gardiner6b2c6462010-10-14 17:26:25 -0400225#endif
226
Stefano Babicd73a8a12010-11-11 15:38:02 +0100227#ifdef CONFIG_USE_SPIFLASH
228#undef CONFIG_CMD_IMLS
229#undef CONFIG_CMD_FLASH
230#define CONFIG_CMD_SPI
231#define CONFIG_CMD_SF
232#define CONFIG_CMD_SAVEENV
233#endif
234
Sudhakar Rajashekhara89b765c2010-06-10 15:18:15 +0530235#if !defined(CONFIG_USE_NAND) && \
236 !defined(CONFIG_USE_NOR) && \
237 !defined(CONFIG_USE_SPIFLASH)
238#define CONFIG_ENV_IS_NOWHERE
239#define CONFIG_SYS_NO_FLASH
240#define CONFIG_ENV_SIZE (16 << 10)
241#undef CONFIG_CMD_IMLS
242#undef CONFIG_CMD_ENV
243#endif
244
Heiko Schocherab86f722010-09-17 13:10:42 +0200245/* additions for new relocation code, must added to all boards */
Heiko Schocherab86f722010-09-17 13:10:42 +0200246#define CONFIG_SYS_SDRAM_BASE 0xc0000000
247#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x1000 - /* Fix this */ \
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200248 GENERATED_GBL_DATA_SIZE)
Sudhakar Rajashekhara89b765c2010-06-10 15:18:15 +0530249#endif /* __CONFIG_H */