blob: bccb432a60b4f7184282a658cdf6ff2d0ea53e43 [file] [log] [blame]
Heiko Schocher3b5df502015-06-29 09:10:48 +02001/*
2 * (C) Copyright 2007-2008
3 * Stelian Pop <stelian@popies.net>
4 * Lead Tech Design <www.leadtechdesign.com>
5 *
6 * (C) Copyright 2010
7 * Achim Ehrlich <aehrlich@taskit.de>
8 * taskit GmbH <www.taskit.de>
9 *
10 * (C) Copyright 2012
11 * Markus Hubig <mhubig@imko.de>
12 * IMKO GmbH <www.imko.de>
13 *
14 * (C) Copyright 2014
15 * Heiko Schocher <hs@denx.de>
16 * DENX Software Engineering GmbH
17 *
18 * Configuation settings for the smartweb.
19 *
20 * SPDX-License-Identifier: GPL-2.0+
21 */
22
23#ifndef __CONFIG_H
24#define __CONFIG_H
25
26/*
27 * SoC must be defined first, before hardware.h is included.
28 * In this case SoC is defined in boards.cfg.
29 */
30#include <asm/hardware.h>
Heiko Schochere8b81ee2015-09-08 11:52:52 +020031#include <linux/sizes.h>
Heiko Schocher3b5df502015-06-29 09:10:48 +020032
33/*
34 * Warning: changing CONFIG_SYS_TEXT_BASE requires adapting the initial boot
35 * program. Since the linker has to swallow that define, we must use a pure
36 * hex number here!
37 */
38#define CONFIG_SYS_TEXT_BASE 0x23000000
39
40/* ARM asynchronous clock */
41#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
42#define CONFIG_SYS_AT91_MAIN_CLOCK 18432000 /* 18.432MHz crystal */
43
44/* misc settings */
45#define CONFIG_CMDLINE_TAG /* pass commandline to Kernel */
46#define CONFIG_SETUP_MEMORY_TAGS /* pass memory defs to kernel */
47#define CONFIG_INITRD_TAG /* pass initrd param to kernel */
Heiko Schocher13ee7892016-05-25 07:23:47 +020048#define CONFIG_SKIP_LOWLEVEL_INIT_ONLY /* U-Boot is loaded by a bootloader */
Heiko Schocher3b5df502015-06-29 09:10:48 +020049
Matthias Michelb96fd822016-01-27 15:56:07 +010050/* We set the max number of command args high to avoid HUSH bugs. */
51#define CONFIG_SYS_MAXARGS 32
52
Heiko Schocher3b5df502015-06-29 09:10:48 +020053/* setting board specific options */
Tom Rini94ba26f2017-01-25 20:42:35 -050054#define CONFIG_MACH_TYPE MACH_TYPE_SMARTWEB
Heiko Schocher3b5df502015-06-29 09:10:48 +020055#define CONFIG_AUTO_COMPLETE
Matthias Michelb96fd822016-01-27 15:56:07 +010056#define CONFIG_ENV_OVERWRITE 1 /* Overwrite ethaddr / serial# */
Matthias Michelb96fd822016-01-27 15:56:07 +010057#define CONFIG_AUTO_COMPLETE
58#define CONFIG_SYS_AUTOLOAD "yes"
59#define CONFIG_RESET_TO_RETRY
Heiko Schocher3b5df502015-06-29 09:10:48 +020060
61/* The LED PINs */
62#define CONFIG_RED_LED AT91_PIN_PA9
63#define CONFIG_GREEN_LED AT91_PIN_PA6
64
65/*
66 * SDRAM: 1 bank, 64 MB, base address 0x20000000
67 * Already initialized before u-boot gets started.
68 */
69#define CONFIG_NR_DRAM_BANKS 1
70#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
Heiko Schochere8b81ee2015-09-08 11:52:52 +020071#define CONFIG_SYS_SDRAM_SIZE (64 * SZ_1M)
Heiko Schocher3b5df502015-06-29 09:10:48 +020072
73/*
74 * Perform a SDRAM Memtest from the start of SDRAM
75 * till the beginning of the U-Boot position in RAM.
76 */
77#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
78#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_TEXT_BASE - 0x100000)
79
80/* Size of malloc() pool */
81#define CONFIG_SYS_MALLOC_LEN \
Heiko Schochere8b81ee2015-09-08 11:52:52 +020082 ROUND(3 * CONFIG_ENV_SIZE + (4 * SZ_1M), 0x1000)
Heiko Schocher3b5df502015-06-29 09:10:48 +020083
84/* NAND flash settings */
85#define CONFIG_NAND_ATMEL
Heiko Schocher3b5df502015-06-29 09:10:48 +020086#define CONFIG_SYS_MAX_NAND_DEVICE 1
87#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
88#define CONFIG_SYS_NAND_DBW_8
89#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
90#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
91#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
92#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC13
93
Heiko Schocher3b5df502015-06-29 09:10:48 +020094#define CONFIG_MTD_DEVICE
95#define MTDIDS_NAME_STR "atmel_nand"
96#define MTDIDS_DEFAULT "nand0=" MTDIDS_NAME_STR
97#define MTDPARTS_DEFAULT "mtdparts=" MTDIDS_NAME_STR ":" \
98 "128k(Bootstrap)," \
99 "896k(U-Boot)," \
100 "512k(ENV0)," \
101 "512k(ENV1)," \
102 "4M(Linux)," \
103 "-(Root-FS)"
104
105/* general purpose I/O */
106#define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
107#define CONFIG_AT91_GPIO /* enable the GPIO features */
108#define CONFIG_AT91_GPIO_PULLUP 1 /* keep pullups on peripheral pins */
109
110/* serial console */
111#define CONFIG_ATMEL_USART
112#define CONFIG_USART_BASE ATMEL_BASE_DBGU
113#define CONFIG_USART_ID ATMEL_ID_SYS
Heiko Schocher3b5df502015-06-29 09:10:48 +0200114
115/*
116 * Ethernet configuration
117 *
118 */
119#define CONFIG_MACB
Wenyou Yanga212b662016-05-17 13:11:35 +0800120#define CONFIG_PHYLIB
Heiko Schocheraca5d082015-09-28 11:36:05 +0200121#define CONFIG_USB_HOST_ETHER
122#define CONFIG_USB_ETHER_ASIX
123#define CONFIG_USB_ETHER_MCS7830
Heiko Schocher3b5df502015-06-29 09:10:48 +0200124#define CONFIG_RMII /* use reduced MII inteface */
125#define CONFIG_NET_RETRY_COUNT 20 /* # of DHCP/BOOTP retries */
126#define CONFIG_AT91_WANTS_COMMON_PHY
127
128/* BOOTP and DHCP options */
129#define CONFIG_BOOTP_BOOTFILESIZE
130#define CONFIG_BOOTP_BOOTPATH
131#define CONFIG_BOOTP_GATEWAY
132#define CONFIG_BOOTP_HOSTNAME
133#define CONFIG_NFSBOOTCOMMAND \
134 "setenv autoload yes; setenv autoboot yes; " \
135 "setenv bootargs ${basicargs} ${mtdparts} " \
136 "root=/dev/nfs ip=dhcp nfsroot=${serverip}:/srv/nfs/rootfs; " \
137 "dhcp"
138
139/* Enable the watchdog */
140#define CONFIG_AT91SAM9_WATCHDOG
141#if !defined(CONFIG_SPL_BUILD)
142#define CONFIG_HW_WATCHDOG
143#endif
144#define CONFIG_AT91_HW_WDT_TIMEOUT 15
145
146#if !defined(CONFIG_SPL_BUILD)
147/* USB configuration */
148#define CONFIG_USB_ATMEL
149#define CONFIG_USB_ATMEL_CLK_SEL_PLLB
150#define CONFIG_USB_OHCI_NEW
Heiko Schocher3b5df502015-06-29 09:10:48 +0200151#define CONFIG_SYS_USB_OHCI_CPU_INIT
152#define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_UHP_BASE
153#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9260"
154#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
Heiko Schochere8b81ee2015-09-08 11:52:52 +0200155
Heiko Schochere8b81ee2015-09-08 11:52:52 +0200156/* USB DFU support */
Heiko Schochere8b81ee2015-09-08 11:52:52 +0200157#define CONFIG_MTD_DEVICE
158#define CONFIG_MTD_PARTITIONS
159
Heiko Schochere8b81ee2015-09-08 11:52:52 +0200160#define CONFIG_USB_GADGET_AT91
161
162/* DFU class support */
Heiko Schochere8b81ee2015-09-08 11:52:52 +0200163#define CONFIG_SYS_DFU_DATA_BUF_SIZE SZ_1M
164#define DFU_MANIFEST_POLL_TIMEOUT 25000
Heiko Schocher3b5df502015-06-29 09:10:48 +0200165#endif
166
167/* General Boot Parameter */
Heiko Schocher3b5df502015-06-29 09:10:48 +0200168#define CONFIG_BOOTCOMMAND "run flashboot"
Heiko Schocher3b5df502015-06-29 09:10:48 +0200169#define CONFIG_SYS_CBSIZE 512
Heiko Schocher3b5df502015-06-29 09:10:48 +0200170#define CONFIG_SYS_PBSIZE \
171 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
172#define CONFIG_SYS_LONGHELP
173#define CONFIG_CMDLINE_EDITING
174
175/*
176 * RAM Memory address where to put the
177 * Linux Kernel befor starting.
178 */
179#define CONFIG_SYS_LOAD_ADDR 0x22000000
180
181/*
182 * The NAND Flash partitions:
183 */
Heiko Schocher3b5df502015-06-29 09:10:48 +0200184#define CONFIG_ENV_OFFSET (0x100000)
185#define CONFIG_ENV_OFFSET_REDUND (0x180000)
Heiko Schochere8b81ee2015-09-08 11:52:52 +0200186#define CONFIG_ENV_RANGE (SZ_512K)
187#define CONFIG_ENV_SIZE (SZ_128K)
Heiko Schocher3b5df502015-06-29 09:10:48 +0200188
189/*
190 * Predefined environment variables.
191 * Usefull to define some easy to use boot commands.
192 */
193#define CONFIG_EXTRA_ENV_SETTINGS \
194 \
195 "basicargs=console=ttyS0,115200\0" \
196 \
197 "mtdparts="MTDPARTS_DEFAULT"\0"
198
199/* Command line & features configuration */
Heiko Schocher3b5df502015-06-29 09:10:48 +0200200
201#define CONFIG_CMD_NAND
Heiko Schocher3b5df502015-06-29 09:10:48 +0200202
203#ifdef CONFIG_MACB
Heiko Schocher3b5df502015-06-29 09:10:48 +0200204#else
Heiko Schocher3b5df502015-06-29 09:10:48 +0200205#endif /* CONFIG_MACB */
206
Heiko Schocher3b5df502015-06-29 09:10:48 +0200207#ifdef CONFIG_SPL_BUILD
208#define CONFIG_SYS_INIT_SP_ADDR 0x301000
209#define CONFIG_SPL_STACK_R
210#define CONFIG_SPL_STACK_R_ADDR CONFIG_SYS_TEXT_BASE
Heiko Schocherbe884592017-06-23 20:13:59 +0200211/* we have only 4k sram in SPL, so cut SYS_MALLOC_F_LEN */
212#undef CONFIG_SYS_MALLOC_F_LEN
213#define CONFIG_SYS_MALLOC_F_LEN 0x400
Heiko Schocher3b5df502015-06-29 09:10:48 +0200214#else
215/*
216 * Initial stack pointer: 4k - GENERATED_GBL_DATA_SIZE in internal SRAM,
217 * leaving the correct space for initial global data structure above that
218 * address while providing maximum stack area below.
219 */
220#define CONFIG_SYS_INIT_SP_ADDR \
221 (ATMEL_BASE_SRAM1 + 0x1000 - GENERATED_GBL_DATA_SIZE)
222#endif
223
Heiko Schocher3b5df502015-06-29 09:10:48 +0200224/* Defines for SPL */
225#define CONFIG_SPL_FRAMEWORK
226#define CONFIG_SPL_TEXT_BASE 0x0
Heiko Schochere8b81ee2015-09-08 11:52:52 +0200227#define CONFIG_SPL_MAX_SIZE (SZ_4K)
Heiko Schocher3b5df502015-06-29 09:10:48 +0200228
229#define CONFIG_SPL_BSS_START_ADDR CONFIG_SYS_SDRAM_BASE
Heiko Schochere8b81ee2015-09-08 11:52:52 +0200230#define CONFIG_SPL_BSS_MAX_SIZE (SZ_16K)
Heiko Schocher3b5df502015-06-29 09:10:48 +0200231#define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SPL_BSS_START_ADDR + \
232 CONFIG_SPL_BSS_MAX_SIZE)
233#define CONFIG_SYS_SPL_MALLOC_SIZE CONFIG_SYS_MALLOC_LEN
234#define CONFIG_SPL_LDSCRIPT arch/arm/mach-at91/arm926ejs/u-boot-spl.lds
235
Heiko Schocher3b5df502015-06-29 09:10:48 +0200236#define CONFIG_SYS_NAND_ENABLE_PIN_SPL (2*32 + 14)
Heiko Schocher3b5df502015-06-29 09:10:48 +0200237#define CONFIG_SYS_USE_NANDFLASH 1
238#define CONFIG_SPL_NAND_DRIVERS
239#define CONFIG_SPL_NAND_BASE
240#define CONFIG_SPL_NAND_ECC
241#define CONFIG_SPL_NAND_RAW_ONLY
242#define CONFIG_SPL_NAND_SOFTECC
243#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x20000
Heiko Schochere8b81ee2015-09-08 11:52:52 +0200244#define CONFIG_SYS_NAND_U_BOOT_SIZE SZ_512K
Heiko Schocher3b5df502015-06-29 09:10:48 +0200245#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
246#define CONFIG_SYS_NAND_U_BOOT_DST CONFIG_SYS_TEXT_BASE
247#define CONFIG_SYS_NAND_5_ADDR_CYCLE
248
Heiko Schochere8b81ee2015-09-08 11:52:52 +0200249#define CONFIG_SYS_NAND_SIZE (SZ_256M)
250#define CONFIG_SYS_NAND_PAGE_SIZE SZ_2K
251#define CONFIG_SYS_NAND_BLOCK_SIZE (SZ_128K)
Heiko Schocher3b5df502015-06-29 09:10:48 +0200252#define CONFIG_SYS_NAND_PAGE_COUNT (CONFIG_SYS_NAND_BLOCK_SIZE / \
253 CONFIG_SYS_NAND_PAGE_SIZE)
254#define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS
255#define CONFIG_SYS_NAND_ECCSIZE 256
256#define CONFIG_SYS_NAND_ECCBYTES 3
257#define CONFIG_SYS_NAND_OOBSIZE 64
258#define CONFIG_SYS_NAND_ECCPOS { 40, 41, 42, 43, 44, 45, 46, 47, \
259 48, 49, 50, 51, 52, 53, 54, 55, \
260 56, 57, 58, 59, 60, 61, 62, 63, }
261
262#define CONFIG_SPL_ATMEL_SIZE
263#define CONFIG_SYS_MASTER_CLOCK (198656000/2)
264#define AT91_PLL_LOCK_TIMEOUT 1000000
265#define CONFIG_SYS_AT91_PLLA 0x2060bf09
266#define CONFIG_SYS_MCKR 0x100
267#define CONFIG_SYS_MCKR_CSS (0x02 | CONFIG_SYS_MCKR)
268#define CONFIG_SYS_AT91_PLLB 0x10483f0e
269
270#if defined(CONFIG_SPL_BUILD)
Heiko Schocher3b5df502015-06-29 09:10:48 +0200271#define CONFIG_SYS_ICACHE_OFF
272#define CONFIG_SYS_DCACHE_OFF
Heiko Schocher3b5df502015-06-29 09:10:48 +0200273#endif
274#endif /* __CONFIG_H */