blob: b9aa03603968d0a3e71cd49de0d3c8cf56887f8a [file] [log] [blame]
Stelian Pop8e429b32008-05-08 18:52:23 +02001/*
2 * (C) Copyright 2007-2008
Stelian Popc9e798d2011-11-01 00:00:39 +01003 * Stelian Pop <stelian@popies.net>
Stelian Pop8e429b32008-05-08 18:52:23 +02004 * Lead Tech Design <www.leadtechdesign.com>
5 *
6 * Configuation settings for the AT91SAM9263EK board.
7 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02008 * SPDX-License-Identifier: GPL-2.0+
Stelian Pop8e429b32008-05-08 18:52:23 +02009 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
Xu, Hongcd46b0f2011-06-10 21:31:26 +000014/*
15 * SoC must be defined first, before hardware.h is included.
16 * In this case SoC is defined in boards.cfg.
17 */
18#include <asm/hardware.h>
Stelian Pop8e429b32008-05-08 18:52:23 +020019
esw@bus-elektronik.de5e7d0912012-03-19 05:18:17 +000020#ifndef CONFIG_SYS_USE_BOOT_NORFLASH
Xu, Hongcd46b0f2011-06-10 21:31:26 +000021#define CONFIG_SYS_TEXT_BASE 0x21F00000
esw@bus-elektronik.de5e7d0912012-03-19 05:18:17 +000022#else
23#define CONFIG_SYS_TEXT_BASE 0x0000000
24#endif
Xu, Hongcd46b0f2011-06-10 21:31:26 +000025
26/* ARM asynchronous clock */
27#define CONFIG_SYS_AT91_MAIN_CLOCK 16367660 /* 16.367 MHz crystal */
28#define CONFIG_SYS_AT91_SLOW_CLOCK 32768
Xu, Hongcd46b0f2011-06-10 21:31:26 +000029
30#define CONFIG_AT91SAM9263EK 1 /* It's an AT91SAM9263EK Board */
31
Jean-Christophe PLAGNIOL-VILLARDdc39ae92009-04-16 21:30:44 +020032#define CONFIG_ARCH_CPU_INIT
Stelian Pop8e429b32008-05-08 18:52:23 +020033
34#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
35#define CONFIG_SETUP_MEMORY_TAGS 1
36#define CONFIG_INITRD_TAG 1
37
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +020038#ifndef CONFIG_SYS_USE_BOOT_NORFLASH
Stelian Pop8e429b32008-05-08 18:52:23 +020039#define CONFIG_SKIP_LOWLEVEL_INIT
Xu, Hongcd46b0f2011-06-10 21:31:26 +000040#else
41#define CONFIG_SYS_USE_NORFLASH
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +020042#endif
Stelian Pop8e429b32008-05-08 18:52:23 +020043
Xu, Hongcd46b0f2011-06-10 21:31:26 +000044#define CONFIG_BOARD_EARLY_INIT_F
45
46#define CONFIG_DISPLAY_CPUINFO
47
Nicolas Ferref9129fe2013-02-20 00:16:24 +000048#define CONFIG_CMD_BOOTZ
Nicolas Ferre36873e72013-02-20 00:16:23 +000049#define CONFIG_OF_LIBFDT
50
Stelian Pop8e429b32008-05-08 18:52:23 +020051/*
52 * Hardware drivers
53 */
Xu, Hongcd46b0f2011-06-10 21:31:26 +000054#define CONFIG_ATMEL_LEGACY
55#define CONFIG_AT91_GPIO 1
56#define CONFIG_AT91_GPIO_PULLUP 1
57
58/* serial console */
59#define CONFIG_ATMEL_USART
60#define CONFIG_USART_BASE ATMEL_BASE_DBGU
61#define CONFIG_USART_ID ATMEL_ID_SYS
62#define CONFIG_BAUDRATE 115200
Stelian Pop8e429b32008-05-08 18:52:23 +020063
Stelian Pop56a24792008-05-08 14:52:31 +020064/* LCD */
65#define CONFIG_LCD 1
66#define LCD_BPP LCD_COLOR8
67#define CONFIG_LCD_LOGO 1
68#undef LCD_TEST_PATTERN
69#define CONFIG_LCD_INFO 1
70#define CONFIG_LCD_INFO_BELOW_LOGO 1
Xu, Hongcd46b0f2011-06-10 21:31:26 +000071#define CONFIG_SYS_WHITE_ON_BLACK 1
Stelian Pop56a24792008-05-08 14:52:31 +020072#define CONFIG_ATMEL_LCD 1
73#define CONFIG_ATMEL_LCD_BGR555 1
Xu, Hongcd46b0f2011-06-10 21:31:26 +000074#define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
Stelian Pop56a24792008-05-08 14:52:31 +020075
Jean-Christophe PLAGNIOL-VILLARDa484b002009-03-21 21:08:00 +010076/* LED */
77#define CONFIG_AT91_LED
Xu, Hongcd46b0f2011-06-10 21:31:26 +000078#define CONFIG_RED_LED AT91_PIN_PB7 /* the power led */
79#define CONFIG_GREEN_LED AT91_PIN_PB8 /* the user1 led */
80#define CONFIG_YELLOW_LED AT91_PIN_PC29 /* the user2 led */
Jean-Christophe PLAGNIOL-VILLARDa484b002009-03-21 21:08:00 +010081
Stelian Pop8e429b32008-05-08 18:52:23 +020082#define CONFIG_BOOTDELAY 3
83
Stelian Pop8e429b32008-05-08 18:52:23 +020084/*
85 * BOOTP options
86 */
87#define CONFIG_BOOTP_BOOTFILESIZE 1
88#define CONFIG_BOOTP_BOOTPATH 1
89#define CONFIG_BOOTP_GATEWAY 1
90#define CONFIG_BOOTP_HOSTNAME 1
91
92/*
93 * Command line configuration.
94 */
95#include <config_cmd_default.h>
96#undef CONFIG_CMD_BDI
Stelian Pop8e429b32008-05-08 18:52:23 +020097#undef CONFIG_CMD_FPGA
Wolfgang Denk74de7ae2009-04-01 23:34:12 +020098#undef CONFIG_CMD_IMI
Stelian Pop8e429b32008-05-08 18:52:23 +020099#undef CONFIG_CMD_IMLS
Wolfgang Denk74de7ae2009-04-01 23:34:12 +0200100#undef CONFIG_CMD_LOADS
101#undef CONFIG_CMD_SOURCE
Stelian Pop8e429b32008-05-08 18:52:23 +0200102
103#define CONFIG_CMD_PING 1
104#define CONFIG_CMD_DHCP 1
105#define CONFIG_CMD_NAND 1
106#define CONFIG_CMD_USB 1
107
108/* SDRAM */
109#define CONFIG_NR_DRAM_BANKS 1
Xu, Hongcd46b0f2011-06-10 21:31:26 +0000110#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
111#define CONFIG_SYS_SDRAM_SIZE 0x04000000
112
113#define CONFIG_SYS_INIT_SP_ADDR \
114 (ATMEL_BASE_SRAM1 + 0x1000 - GENERATED_GBL_DATA_SIZE)
Stelian Pop8e429b32008-05-08 18:52:23 +0200115
116/* DataFlash */
Jean-Christophe PLAGNIOL-VILLARD4758ebd2009-03-27 23:26:44 +0100117#define CONFIG_ATMEL_DATAFLASH_SPI
Stelian Pop8e429b32008-05-08 18:52:23 +0200118#define CONFIG_HAS_DATAFLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200119#define CONFIG_SYS_SPI_WRITE_TOUT (5*CONFIG_SYS_HZ)
120#define CONFIG_SYS_MAX_DATAFLASH_BANKS 1
121#define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */
Stelian Pop8e429b32008-05-08 18:52:23 +0200122#define AT91_SPI_CLK 15000000
123#define DATAFLASH_TCSS (0x1a << 16)
124#define DATAFLASH_TCHS (0x1 << 24)
125
126/* NOR flash, if populated */
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200127#ifdef CONFIG_SYS_USE_NORFLASH
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200128#define CONFIG_SYS_FLASH_CFI 1
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200129#define CONFIG_FLASH_CFI_DRIVER 1
130#define PHYS_FLASH_1 0x10000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200131#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
132#define CONFIG_SYS_MAX_FLASH_SECT 256
133#define CONFIG_SYS_MAX_FLASH_BANKS 1
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200134
135#define CONFIG_SYS_MONITOR_SEC 1:0-3
136#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
137#define CONFIG_SYS_MONITOR_LEN (256 << 10)
138#define CONFIG_ENV_IS_IN_FLASH 1
esw@bus-elektronik.de5e7d0912012-03-19 05:18:17 +0000139#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x007E0000)
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200140#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR - CONFIG_ENV_SIZE)
141
142/* Address and size of Primary Environment Sector */
esw@bus-elektronik.de5e7d0912012-03-19 05:18:17 +0000143#define CONFIG_ENV_SIZE 0x10000
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200144
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200145#define CONFIG_EXTRA_ENV_SETTINGS \
Marek Vasut93ea89f2012-09-23 17:41:23 +0200146 "monitor_base=" __stringify(CONFIG_SYS_MONITOR_BASE) "\0" \
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200147 "update=" \
148 "protect off ${monitor_base} +${filesize};" \
149 "erase ${monitor_base} +${filesize};" \
Andreas Bießmann88461f12012-06-28 02:32:32 +0000150 "cp.b ${fileaddr} ${monitor_base} ${filesize};" \
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200151 "protect on ${monitor_base} +${filesize}\0"
152
153#ifndef CONFIG_SKIP_LOWLEVEL_INIT
154#define MASTER_PLL_MUL 171
155#define MASTER_PLL_DIV 14
Jens Scharsig1b34f002010-02-03 22:47:18 +0100156#define MASTER_PLL_OUT 3
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200157
158/* clocks */
159#define CONFIG_SYS_MOR_VAL \
Jens Scharsig1b34f002010-02-03 22:47:18 +0100160 (AT91_PMC_MOR_MOSCEN | AT91_PMC_MOR_OSCOUNT(255))
161#define CONFIG_SYS_PLLAR_VAL \
162 (AT91_PMC_PLLAR_29 | \
163 AT91_PMC_PLLXR_OUT(MASTER_PLL_OUT) | \
164 AT91_PMC_PLLXR_PLLCOUNT(63) | \
165 AT91_PMC_PLLXR_MUL(MASTER_PLL_MUL - 1) | \
166 AT91_PMC_PLLXR_DIV(MASTER_PLL_DIV))
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200167
168/* PCK/2 = MCK Master Clock from PLLA */
169#define CONFIG_SYS_MCKR1_VAL \
Jens Scharsig1b34f002010-02-03 22:47:18 +0100170 (AT91_PMC_MCKR_CSS_SLOW | AT91_PMC_MCKR_PRES_1 | \
171 AT91_PMC_MCKR_MDIV_2)
172
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200173/* PCK/2 = MCK Master Clock from PLLA */
174#define CONFIG_SYS_MCKR2_VAL \
Jens Scharsig1b34f002010-02-03 22:47:18 +0100175 (AT91_PMC_MCKR_CSS_PLLA | AT91_PMC_MCKR_PRES_1 | \
176 AT91_PMC_MCKR_MDIV_2)
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200177
178/* define PDC[31:16] as DATA[31:16] */
179#define CONFIG_SYS_PIOD_PDR_VAL1 0xFFFF0000
180/* no pull-up for D[31:16] */
181#define CONFIG_SYS_PIOD_PPUDR_VAL 0xFFFF0000
182/* EBI0_CSA, CS1 SDRAM, CS3 NAND Flash, 3.3V memories */
Jens Scharsig1b34f002010-02-03 22:47:18 +0100183#define CONFIG_SYS_MATRIX_EBICSA_VAL \
184 (AT91_MATRIX_CSA_DBPUC | AT91_MATRIX_CSA_VDDIOMSEL_3_3V | \
185 AT91_MATRIX_CSA_EBI_CS1A)
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200186
187/* SDRAM */
188/* SDRAMC_MR Mode register */
189#define CONFIG_SYS_SDRC_MR_VAL1 0
190/* SDRAMC_TR - Refresh Timer register */
191#define CONFIG_SYS_SDRC_TR_VAL1 0x13C
192/* SDRAMC_CR - Configuration register*/
193#define CONFIG_SYS_SDRC_CR_VAL \
194 (AT91_SDRAMC_NC_9 | \
195 AT91_SDRAMC_NR_13 | \
196 AT91_SDRAMC_NB_4 | \
197 AT91_SDRAMC_CAS_3 | \
198 AT91_SDRAMC_DBW_32 | \
199 (1 << 8) | /* Write Recovery Delay */ \
200 (7 << 12) | /* Row Cycle Delay */ \
201 (2 << 16) | /* Row Precharge Delay */ \
202 (2 << 20) | /* Row to Column Delay */ \
203 (5 << 24) | /* Active to Precharge Delay */ \
204 (1 << 28)) /* Exit Self Refresh to Active Delay */
205
206/* Memory Device Register -> SDRAM */
207#define CONFIG_SYS_SDRC_MDR_VAL AT91_SDRAMC_MD_SDRAM
208#define CONFIG_SYS_SDRC_MR_VAL2 AT91_SDRAMC_MODE_PRECHARGE
209#define CONFIG_SYS_SDRAM_VAL1 0 /* SDRAM_BASE */
210#define CONFIG_SYS_SDRC_MR_VAL3 AT91_SDRAMC_MODE_REFRESH
211#define CONFIG_SYS_SDRAM_VAL2 0 /* SDRAM_BASE */
212#define CONFIG_SYS_SDRAM_VAL3 0 /* SDRAM_BASE */
213#define CONFIG_SYS_SDRAM_VAL4 0 /* SDRAM_BASE */
214#define CONFIG_SYS_SDRAM_VAL5 0 /* SDRAM_BASE */
215#define CONFIG_SYS_SDRAM_VAL6 0 /* SDRAM_BASE */
216#define CONFIG_SYS_SDRAM_VAL7 0 /* SDRAM_BASE */
217#define CONFIG_SYS_SDRAM_VAL8 0 /* SDRAM_BASE */
218#define CONFIG_SYS_SDRAM_VAL9 0 /* SDRAM_BASE */
219#define CONFIG_SYS_SDRC_MR_VAL4 AT91_SDRAMC_MODE_LMR
220#define CONFIG_SYS_SDRAM_VAL10 0 /* SDRAM_BASE */
221#define CONFIG_SYS_SDRC_MR_VAL5 AT91_SDRAMC_MODE_NORMAL
222#define CONFIG_SYS_SDRAM_VAL11 0 /* SDRAM_BASE */
223#define CONFIG_SYS_SDRC_TR_VAL2 1200 /* SDRAM_TR */
224#define CONFIG_SYS_SDRAM_VAL12 0 /* SDRAM_BASE */
225
226/* setup SMC0, CS0 (NOR Flash) - 16-bit, 15 WS */
Jens Scharsig1b34f002010-02-03 22:47:18 +0100227#define CONFIG_SYS_SMC0_SETUP0_VAL \
228 (AT91_SMC_SETUP_NWE(10) | AT91_SMC_SETUP_NCS_WR(10) | \
229 AT91_SMC_SETUP_NRD(10) | AT91_SMC_SETUP_NCS_RD(10))
230#define CONFIG_SYS_SMC0_PULSE0_VAL \
231 (AT91_SMC_PULSE_NWE(11) | AT91_SMC_PULSE_NCS_WR(11) | \
232 AT91_SMC_PULSE_NRD(11) | AT91_SMC_PULSE_NCS_RD(11))
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200233#define CONFIG_SYS_SMC0_CYCLE0_VAL \
Jens Scharsig1b34f002010-02-03 22:47:18 +0100234 (AT91_SMC_CYCLE_NWE(22) | AT91_SMC_CYCLE_NRD(22))
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200235#define CONFIG_SYS_SMC0_MODE0_VAL \
Jens Scharsig1b34f002010-02-03 22:47:18 +0100236 (AT91_SMC_MODE_RM_NRD | AT91_SMC_MODE_WM_NWE | \
237 AT91_SMC_MODE_DBW_16 | \
238 AT91_SMC_MODE_TDF | AT91_SMC_MODE_TDF_CYCLE(6))
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200239
240/* user reset enable */
241#define CONFIG_SYS_RSTC_RMR_VAL \
242 (AT91_RSTC_KEY | \
Jens Scharsig1b34f002010-02-03 22:47:18 +0100243 AT91_RSTC_MR_URSTEN | \
244 AT91_RSTC_MR_ERSTL(15))
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200245
246/* Disable Watchdog */
247#define CONFIG_SYS_WDTC_WDMR_VAL \
Jens Scharsig1b34f002010-02-03 22:47:18 +0100248 (AT91_WDT_MR_WDIDLEHLT | AT91_WDT_MR_WDDBGHLT | \
249 AT91_WDT_MR_WDV(0xfff) | \
250 AT91_WDT_MR_WDDIS | \
251 AT91_WDT_MR_WDD(0xfff))
252
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200253#endif
254
255#else
256#define CONFIG_SYS_NO_FLASH 1
Stelian Pop8e429b32008-05-08 18:52:23 +0200257#endif
258
259/* NAND flash */
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +0100260#ifdef CONFIG_CMD_NAND
261#define CONFIG_NAND_ATMEL
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200262#define CONFIG_SYS_MAX_NAND_DEVICE 1
Xu, Hongcd46b0f2011-06-10 21:31:26 +0000263#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200264#define CONFIG_SYS_NAND_DBW_8 1
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +0100265/* our ALE is AD21 */
266#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
267/* our CLE is AD22 */
268#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
Xu, Hongcd46b0f2011-06-10 21:31:26 +0000269#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PD15
270#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PA22
Jean-Christophe PLAGNIOL-VILLARD74c076d2009-03-22 10:22:34 +0100271#endif
Stelian Pop8e429b32008-05-08 18:52:23 +0200272
273/* Ethernet */
274#define CONFIG_MACB 1
275#define CONFIG_RMII 1
Stelian Pop8e429b32008-05-08 18:52:23 +0200276#define CONFIG_NET_RETRY_COUNT 20
277#define CONFIG_RESET_PHY_R 1
Heiko Schocher4535a242013-11-18 08:07:23 +0100278#define CONFIG_AT91_WANTS_COMMON_PHY
Stelian Pop8e429b32008-05-08 18:52:23 +0200279
280/* USB */
Jean-Christophe PLAGNIOL-VILLARD2b7178a2009-03-27 23:26:44 +0100281#define CONFIG_USB_ATMEL
Bo Shendcd2f1a2013-10-21 16:14:00 +0800282#define CONFIG_USB_ATMEL_CLK_SEL_PLLB
Stelian Pop8e429b32008-05-08 18:52:23 +0200283#define CONFIG_USB_OHCI_NEW 1
Stelian Pop8e429b32008-05-08 18:52:23 +0200284#define CONFIG_DOS_PARTITION 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200285#define CONFIG_SYS_USB_OHCI_CPU_INIT 1
286#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00a00000 /* AT91SAM9263_UHP_BASE */
287#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9263"
288#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
Stelian Pop8e429b32008-05-08 18:52:23 +0200289#define CONFIG_USB_STORAGE 1
Stelian Pop3e0cda02008-11-09 00:14:46 +0100290#define CONFIG_CMD_FAT 1
Stelian Pop8e429b32008-05-08 18:52:23 +0200291
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200292#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
Stelian Pop8e429b32008-05-08 18:52:23 +0200293
Xu, Hongcd46b0f2011-06-10 21:31:26 +0000294#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200295#define CONFIG_SYS_MEMTEST_END 0x23e00000
Stelian Pop8e429b32008-05-08 18:52:23 +0200296
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200297#ifdef CONFIG_SYS_USE_DATAFLASH
Stelian Pop8e429b32008-05-08 18:52:23 +0200298
299/* bootstrap + u-boot + env + linux in dataflash on CS0 */
Jean-Christophe PLAGNIOL-VILLARD057c8492008-09-10 22:47:58 +0200300#define CONFIG_ENV_IS_IN_DATAFLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200301#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + 0x8400)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200302#define CONFIG_ENV_OFFSET 0x4200
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200303#define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + CONFIG_ENV_OFFSET)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200304#define CONFIG_ENV_SIZE 0x4200
Alexandre Bellonie139cb32012-07-02 04:26:58 +0000305#define CONFIG_BOOTCOMMAND "cp.b 0xC0084000 0x22000000 0x210000; bootm"
Stelian Pop8e429b32008-05-08 18:52:23 +0200306#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
307 "root=/dev/mtdblock0 " \
Albin Tonnerre918319c2009-07-22 18:30:03 +0200308 "mtdparts=atmel_nand:-(root) "\
Stelian Pop8e429b32008-05-08 18:52:23 +0200309 "rw rootfstype=jffs2"
310
Jean-Christophe PLAGNIOL-VILLARD1b3b7c62009-06-13 12:48:36 +0200311#elif CONFIG_SYS_USE_NANDFLASH
Stelian Pop8e429b32008-05-08 18:52:23 +0200312
313/* bootstrap + u-boot + env + linux in nandflash */
Xu, Hongcd46b0f2011-06-10 21:31:26 +0000314#define CONFIG_ENV_IS_IN_NAND 1
Bo Shen0c58cfa2013-02-20 00:16:25 +0000315#define CONFIG_ENV_OFFSET 0xc0000
316#define CONFIG_ENV_OFFSET_REDUND 0x100000
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200317#define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
Bo Shen0c58cfa2013-02-20 00:16:25 +0000318#define CONFIG_BOOTCOMMAND "nand read 0x22000000 0x200000 0x300000; bootm"
319#define CONFIG_BOOTARGS \
320 "console=ttyS0,115200 earlyprintk " \
321 "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro," \
322 "256k(env),256k(env_redundant),256k(spare)," \
323 "512k(dtb),6M(kernel)ro,-(rootfs) " \
324 "root=/dev/mtdblock7 rw rootfstype=jffs2"
Stelian Pop8e429b32008-05-08 18:52:23 +0200325#endif
326
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200327#define CONFIG_SYS_PROMPT "U-Boot> "
328#define CONFIG_SYS_CBSIZE 256
329#define CONFIG_SYS_MAXARGS 16
330#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
331#define CONFIG_SYS_LONGHELP 1
Xu, Hongcd46b0f2011-06-10 21:31:26 +0000332#define CONFIG_CMDLINE_EDITING 1
Jean-Christophe PLAGNIOL-VILLARD03bab002009-03-30 16:51:40 +0200333#define CONFIG_AUTO_COMPLETE
334#define CONFIG_SYS_HUSH_PARSER
Stelian Pop8e429b32008-05-08 18:52:23 +0200335
Stelian Pop8e429b32008-05-08 18:52:23 +0200336/*
337 * Size of malloc() pool
338 */
Xu, Hongcd46b0f2011-06-10 21:31:26 +0000339#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000)
Stelian Pop8e429b32008-05-08 18:52:23 +0200340
Stelian Pop8e429b32008-05-08 18:52:23 +0200341#endif