blob: 4e6ad9445b3ead5b092fdac934470a0cf6d688b0 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Vignesh R7d838032018-03-26 13:27:02 +05302/*
3 * Copyright (C) 2018 Texas Instruments Incorporated - http://www.ti.com/
Vignesh R7d838032018-03-26 13:27:02 +05304 */
5
Jean-Jacques Hiblot894f0022018-12-04 11:30:52 +01006#include "am4372-u-boot.dtsi"
7
Vignesh R7d838032018-03-26 13:27:02 +05308/{
9 ocp {
Simon Glass8c103c32023-02-13 08:56:33 -070010 bootph-pre-ram;
Vignesh R7d838032018-03-26 13:27:02 +053011 };
Tero Kristo9850d4e2019-09-27 19:14:28 +030012
13 xtal25mhz: xtal25mhz {
14 compatible = "fixed-clock";
15 #clock-cells = <0>;
16 clock-frequency = <25000000>;
17 };
Vignesh R7d838032018-03-26 13:27:02 +053018};
19
20&uart0 {
Simon Glass8c103c32023-02-13 08:56:33 -070021 bootph-pre-ram;
Vignesh R7d838032018-03-26 13:27:02 +053022};
23
24&i2c0 {
Simon Glass8c103c32023-02-13 08:56:33 -070025 bootph-pre-ram;
Tero Kristo9850d4e2019-09-27 19:14:28 +030026
27 cdce913: cdce913@65 {
28 compatible = "ti,cdce913";
29 reg = <0x65>;
30 clocks = <&xtal25mhz>;
31 #clock-cells = <1>;
32 xtal-load-pf = <0>;
33 };
Vignesh R7d838032018-03-26 13:27:02 +053034};
35
36&mmc1 {
Simon Glass8c103c32023-02-13 08:56:33 -070037 bootph-pre-ram;
Vignesh R7d838032018-03-26 13:27:02 +053038};