blob: 53c0b08756c220c2324fb6218c16521d88656592 [file] [log] [blame]
Soeren Moch05d492a2014-11-03 13:57:01 +01001/*
2 * Copyright (C) 2014 Soeren Moch <smoch@web.de>
3 *
4 * Configuration settings for the TBS2910 MatrixARM board.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __TBS2910_CONFIG_H
10#define __TBS2910_CONFIG_H
11
12#include "mx6_common.h"
Soeren Moch05d492a2014-11-03 13:57:01 +010013
14/* General configuration */
Soeren Moch05d492a2014-11-03 13:57:01 +010015#define CONFIG_SYS_THUMB_BUILD
16
17#define CONFIG_MACH_TYPE 3980
18
Soeren Moch05d492a2014-11-03 13:57:01 +010019#define CONFIG_SYS_HZ 1000
20
Adrian Alonso1368f992015-09-02 13:54:13 -050021#define CONFIG_IMX_THERMAL
Soeren Mochfbd18aa2015-05-29 20:32:41 +020022
Soeren Moch05d492a2014-11-03 13:57:01 +010023/* Physical Memory Map */
24#define CONFIG_NR_DRAM_BANKS 1
25#define CONFIG_SYS_SDRAM_BASE MMDC0_ARB_BASE_ADDR
26
27#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
28#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
29#define CONFIG_SYS_INIT_SP_OFFSET \
30 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
31#define CONFIG_SYS_INIT_SP_ADDR \
32 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
33
34#define CONFIG_SYS_MALLOC_LEN (128 * 1024 * 1024)
35
36#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
37#define CONFIG_SYS_MEMTEST_END \
38 (CONFIG_SYS_MEMTEST_START + 500 * 1024 * 1024)
39
Soeren Moch29138c62016-09-21 13:16:21 +020040#define CONFIG_SYS_BOOTMAPSZ 0x10000000
Soeren Moch05d492a2014-11-03 13:57:01 +010041
42/* Serial console */
43#define CONFIG_MXC_UART
44#define CONFIG_MXC_UART_BASE UART1_BASE /* select UART1/UART2 */
45#define CONFIG_BAUDRATE 115200
46
Soeren Moch05d492a2014-11-03 13:57:01 +010047#define CONFIG_CONS_INDEX 1
48
49/* *** Command definition *** */
Soeren Moch05d492a2014-11-03 13:57:01 +010050#define CONFIG_CMD_BMODE
Soeren Moch43a1be42016-09-22 20:29:34 +020051#define CONFIG_CMD_PART
Soeren Moch05d492a2014-11-03 13:57:01 +010052
53/* Filesystems / image support */
Soeren Moch43a1be42016-09-22 20:29:34 +020054#define CONFIG_PARTITION_UUIDS
Soeren Moch05d492a2014-11-03 13:57:01 +010055
56/* MMC */
Soeren Moch05d492a2014-11-03 13:57:01 +010057#define CONFIG_SYS_FSL_USDHC_NUM 3
58#define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR
Soeren Moch9927d602015-05-05 23:09:21 +020059#define CONFIG_SUPPORT_EMMC_BOOT
Soeren Moch05d492a2014-11-03 13:57:01 +010060
61/* Ethernet */
62#define CONFIG_FEC_MXC
Soeren Moch05d492a2014-11-03 13:57:01 +010063#define CONFIG_FEC_MXC
64#define CONFIG_MII
65#define IMX_FEC_BASE ENET_BASE_ADDR
66#define CONFIG_FEC_XCV_TYPE RGMII
67#define CONFIG_ETHPRIME "FEC"
68#define CONFIG_FEC_MXC_PHYADDR 4
69#define CONFIG_PHYLIB
70#define CONFIG_PHY_ATHEROS
71
72/* Framebuffer */
Soeren Moch05d492a2014-11-03 13:57:01 +010073#ifdef CONFIG_VIDEO
74#define CONFIG_VIDEO_IPUV3
75#define CONFIG_IPUV3_CLK 260000000
Soeren Moch05d492a2014-11-03 13:57:01 +010076#define CONFIG_VIDEO_BMP_RLE8
77#define CONFIG_IMX_HDMI
78#define CONFIG_IMX_VIDEO_SKIP
79#define CONFIG_CMD_HDMIDETECT
80#endif
81
82/* PCI */
83#define CONFIG_CMD_PCI
84#ifdef CONFIG_CMD_PCI
Soeren Moch05d492a2014-11-03 13:57:01 +010085#define CONFIG_PCI_SCAN_SHOW
86#define CONFIG_PCIE_IMX
87#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
88#endif
89
90/* SATA */
91#define CONFIG_CMD_SATA
92#ifdef CONFIG_CMD_SATA
93#define CONFIG_DWC_AHSATA
94#define CONFIG_SYS_SATA_MAX_DEVICE 1
95#define CONFIG_DWC_AHSATA_PORT_ID 0
96#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
97#define CONFIG_LBA48
98#define CONFIG_LIBATA
99#endif
100
101/* USB */
Soeren Moch05d492a2014-11-03 13:57:01 +0100102#ifdef CONFIG_CMD_USB
103#define CONFIG_USB_EHCI
104#define CONFIG_USB_EHCI_MX6
105#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
Soeren Mochd8962762015-05-05 23:09:18 +0200106#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
Soeren Moch05d492a2014-11-03 13:57:01 +0100107#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
Soeren Moch6628aa52015-02-26 19:50:02 +0100108#ifdef CONFIG_CMD_USB_MASS_STORAGE
Soeren Moch6628aa52015-02-26 19:50:02 +0100109#define CONFIG_USBD_HS
Paul Kocialkowski01acd6a2015-06-12 19:56:58 +0200110#define CONFIG_USB_FUNCTION_MASS_STORAGE
Soeren Moch6628aa52015-02-26 19:50:02 +0100111#endif /* CONFIG_CMD_USB_MASS_STORAGE */
Soeren Moch05d492a2014-11-03 13:57:01 +0100112#ifdef CONFIG_USB_KEYBOARD
Soeren Mochdaa12e32014-11-27 21:21:44 +0100113#define CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE
Soeren Moch54ca1832015-05-05 23:09:19 +0200114#define CONFIG_PREBOOT \
Soeren Moch8741a372016-07-27 16:07:16 +0200115 "usb start; " \
Soeren Moch54ca1832015-05-05 23:09:19 +0200116 "if hdmidet; then " \
Soeren Moch8741a372016-07-27 16:07:16 +0200117 "run set_con_hdmi; " \
Soeren Moch54ca1832015-05-05 23:09:19 +0200118 "else " \
119 "run set_con_serial; " \
120 "fi;"
Soeren Moch05d492a2014-11-03 13:57:01 +0100121#endif /* CONFIG_USB_KEYBOARD */
122#endif /* CONFIG_CMD_USB */
123
124/* RTC */
125#define CONFIG_CMD_DATE
126#ifdef CONFIG_CMD_DATE
Soeren Moch05d492a2014-11-03 13:57:01 +0100127#define CONFIG_RTC_DS1307
128#define CONFIG_SYS_RTC_BUS_NUM 2
129#endif
130
131/* I2C */
Soeren Moch05d492a2014-11-03 13:57:01 +0100132#ifdef CONFIG_CMD_I2C
133#define CONFIG_SYS_I2C
134#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)03544c62015-09-21 22:43:38 +0200135#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
136#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
York Sunf8cb1012015-03-20 10:20:40 -0700137#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
Soeren Moch05d492a2014-11-03 13:57:01 +0100138#define CONFIG_SYS_I2C_SPEED 100000
139#define CONFIG_I2C_EDID
140#endif
141
Peter Robinson056845c2015-05-22 17:30:45 +0100142/* Environment organization */
Soeren Moch05d492a2014-11-03 13:57:01 +0100143#define CONFIG_ENV_IS_IN_MMC
Soeren Mocha6684362016-02-04 14:41:16 +0100144#define CONFIG_SYS_MMC_ENV_DEV 2 /* overwritten on SD boot */
145#define CONFIG_SYS_MMC_ENV_PART 1 /* overwritten on SD boot */
Soeren Moch05d492a2014-11-03 13:57:01 +0100146#define CONFIG_ENV_SIZE (8 * 1024)
147#define CONFIG_ENV_OFFSET (384 * 1024)
148#define CONFIG_ENV_OVERWRITE
149
150#define CONFIG_EXTRA_ENV_SETTINGS \
151 "bootargs_mmc1=console=ttymxc0,115200 di0_primary console=tty1\0" \
152 "bootargs_mmc2=video=mxcfb0:dev=hdmi,1920x1080M@60 " \
153 "video=mxcfb1:off video=mxcfb2:off fbmem=28M\0" \
154 "bootargs_mmc3=root=/dev/mmcblk0p1 rootwait consoleblank=0 quiet\0" \
155 "bootargs_mmc=setenv bootargs ${bootargs_mmc1} ${bootargs_mmc2} " \
156 "${bootargs_mmc3}\0" \
157 "bootargs_upd=setenv bootargs console=ttymxc0,115200 " \
158 "rdinit=/sbin/init enable_wait_mode=off\0" \
159 "bootcmd_mmc=run bootargs_mmc; mmc dev 2; " \
Soeren Mochb9a16092015-10-01 22:48:04 +0200160 "mmc read 0x10800000 0x800 0x4000; bootm 0x10800000\0" \
Soeren Moch05d492a2014-11-03 13:57:01 +0100161 "bootcmd_up1=load mmc 1 0x10800000 uImage\0" \
162 "bootcmd_up2=load mmc 1 0x10d00000 uramdisk.img; " \
163 "run bootargs_upd; " \
164 "bootm 0x10800000 0x10d00000\0" \
165 "console=ttymxc0\0" \
166 "fan=gpio set 92\0" \
Soeren Moch8741a372016-07-27 16:07:16 +0200167 "set_con_serial=setenv stdout serial; " \
Soeren Moch54ca1832015-05-05 23:09:19 +0200168 "setenv stderr serial;\0" \
Soeren Moch8741a372016-07-27 16:07:16 +0200169 "set_con_hdmi=setenv stdout serial,vga; " \
170 "setenv stderr serial,vga;\0" \
Soeren Moch8ce747f2016-07-27 16:07:17 +0200171 "stderr=serial,vga;\0" \
172 "stdin=serial,usbkbd;\0" \
173 "stdout=serial,vga;\0"
Soeren Moch05d492a2014-11-03 13:57:01 +0100174
175#define CONFIG_BOOTCOMMAND \
176 "mmc rescan; " \
177 "if run bootcmd_up1; then " \
178 "run bootcmd_up2; " \
179 "else " \
180 "run bootcmd_mmc; " \
181 "fi"
182
183#endif /* __TBS2910_CONFIG_H * */