blob: 94b5bc965e054f9bae954fa6f4c13c7e70e7722a [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +00001/*
2 * (C) Copyright 2001
3 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
36#define CONFIG_405GP 1 /* This is a PPC405 CPU */
wdenkc837dcb2004-01-20 23:12:12 +000037#define CONFIG_4xx 1 /* ...member of PPC4xx family */
38#define CONFIG_OCRTC 1 /* ...on a OCRTC board */
wdenkc6097192002-11-03 00:24:07 +000039
wdenkc837dcb2004-01-20 23:12:12 +000040#define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
wdenkc6097192002-11-03 00:24:07 +000041
wdenkc837dcb2004-01-20 23:12:12 +000042#define CONFIG_SYS_CLK_FREQ 33000000 /* external frequency to pll */
wdenkc6097192002-11-03 00:24:07 +000043
44#define CONFIG_BAUDRATE 9600
45#define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
46
47#undef CONFIG_BOOTARGS
48#define CONFIG_BOOTCOMMAND "go fff00100"
49
50#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
51#define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
52
53#define CONFIG_MII 1 /* MII PHY management */
wdenkc837dcb2004-01-20 23:12:12 +000054#define CONFIG_PHY_ADDR 0 /* PHY address */
stroesea20b27a2004-12-16 18:05:42 +000055#define CONFIG_LXT971_NO_SLEEP 1 /* disable sleep mode in LXT971 */
wdenkc6097192002-11-03 00:24:07 +000056
Jon Loeligere18a1062007-07-08 14:21:43 -050057
58/*
Jon Loeliger659e2f62007-07-10 09:10:49 -050059 * BOOTP options
60 */
61#define CONFIG_BOOTP_BOOTFILESIZE
62#define CONFIG_BOOTP_BOOTPATH
63#define CONFIG_BOOTP_GATEWAY
64#define CONFIG_BOOTP_HOSTNAME
65
66
67/*
Jon Loeligere18a1062007-07-08 14:21:43 -050068 * Command line configuration.
69 */
70#include <config_cmd_default.h>
71
72#define CONFIG_CMD_PCI
73#define CONFIG_CMD_IRQ
74#define CONFIG_CMD_ASKENV
75#define CONFIG_CMD_ELF
76#define CONFIG_CMD_BSP
77#define CONFIG_CMD_EEPROM
78
wdenkc6097192002-11-03 00:24:07 +000079
80#define CONFIG_MAC_PARTITION
81#define CONFIG_DOS_PARTITION
82
wdenkc837dcb2004-01-20 23:12:12 +000083#undef CONFIG_WATCHDOG /* watchdog disabled */
wdenkc6097192002-11-03 00:24:07 +000084
wdenkc837dcb2004-01-20 23:12:12 +000085#define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
wdenkc6097192002-11-03 00:24:07 +000086
87/*
88 * Miscellaneous configurable options
89 */
90#define CFG_LONGHELP /* undef to save memory */
91#define CFG_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeligere18a1062007-07-08 14:21:43 -050092#if defined(CONFIG_CMD_KGDB)
wdenkc837dcb2004-01-20 23:12:12 +000093#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
wdenkc6097192002-11-03 00:24:07 +000094#else
wdenkc837dcb2004-01-20 23:12:12 +000095#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
wdenkc6097192002-11-03 00:24:07 +000096#endif
97#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
98#define CFG_MAXARGS 16 /* max number of command args */
99#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
100
wdenkc837dcb2004-01-20 23:12:12 +0000101#define CFG_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
wdenkc6097192002-11-03 00:24:07 +0000102
103#define CFG_MEMTEST_START 0x0400000 /* memtest works on */
104#define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
105
wdenkc837dcb2004-01-20 23:12:12 +0000106#undef CFG_EXT_SERIAL_CLOCK /* no external serial clock used */
107#define CFG_IGNORE_405_UART_ERRATA_59 /* ignore ppc405gp errata #59 */
108#define CFG_BASE_BAUD 691200
wdenkc6097192002-11-03 00:24:07 +0000109
110/* The following table includes the supported baudrates */
wdenkc837dcb2004-01-20 23:12:12 +0000111#define CFG_BAUDRATE_TABLE \
wdenk8bde7f72003-06-27 21:31:46 +0000112 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
113 57600, 115200, 230400, 460800, 921600 }
wdenkc6097192002-11-03 00:24:07 +0000114
115#define CFG_LOAD_ADDR 0x100000 /* default load address */
116#define CFG_EXTBDINFO 1 /* To use extended board_into (bd_t) */
117
wdenkc837dcb2004-01-20 23:12:12 +0000118#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenkc6097192002-11-03 00:24:07 +0000119
120#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
121
122/*-----------------------------------------------------------------------
123 * PCI stuff
124 *-----------------------------------------------------------------------
125 */
wdenkc837dcb2004-01-20 23:12:12 +0000126#define PCI_HOST_ADAPTER 0 /* configure as pci adapter */
127#define PCI_HOST_FORCE 1 /* configure as pci host */
128#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
wdenkc6097192002-11-03 00:24:07 +0000129
wdenkc837dcb2004-01-20 23:12:12 +0000130#define CONFIG_PCI /* include pci support */
131#define CONFIG_PCI_HOST PCI_HOST_AUTO /* select pci host function */
132#define CONFIG_PCI_PNP /* do pci plug-and-play */
133 /* resource configuration */
wdenkc6097192002-11-03 00:24:07 +0000134
wdenkc837dcb2004-01-20 23:12:12 +0000135#define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */
wdenkc6097192002-11-03 00:24:07 +0000136
stroesea20b27a2004-12-16 18:05:42 +0000137#define CONFIG_PCI_BOOTDELAY 1 /* enable pci bootdelay variable*/
stroesead10dd92003-02-14 11:21:23 +0000138
wdenkc837dcb2004-01-20 23:12:12 +0000139#define CFG_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */
140#define CFG_PCI_SUBSYS_DEVICEID 0x0410 /* PCI Device ID: OCRTC */
141#define CFG_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/
142#define CFG_PCI_PTM1LA 0x00000000 /* point to sdram */
143#define CFG_PCI_PTM1MS 0xfc000001 /* 64MB, enable hard-wired to 1 */
144#define CFG_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
145#define CFG_PCI_PTM2LA 0xffc00000 /* point to flash */
146#define CFG_PCI_PTM2MS 0xffc00001 /* 4MB, enable */
147#define CFG_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */
wdenkc6097192002-11-03 00:24:07 +0000148
149/*-----------------------------------------------------------------------
150 * Start addresses for the final memory configuration
151 * (Set up by the startup code)
152 * Please note that CFG_SDRAM_BASE _must_ start at 0
153 */
154#define CFG_SDRAM_BASE 0x00000000
155#define CFG_FLASH_BASE 0xFFFD0000
156#define CFG_MONITOR_BASE CFG_FLASH_BASE
157#define CFG_MONITOR_LEN (192 * 1024) /* Reserve 192 kB for Monitor */
158#define CFG_MALLOC_LEN (128 * 1024) /* Reserve 128 kB for malloc() */
159
160/*
161 * For booting Linux, the board info and command line data
162 * have to be in the first 8 MB of memory, since this is
163 * the maximum mapped by the Linux kernel during initialization.
164 */
165#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
166/*-----------------------------------------------------------------------
167 * FLASH organization
168 */
169#define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
170#define CFG_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
171
172#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
173#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
174
wdenkc837dcb2004-01-20 23:12:12 +0000175#define CFG_FLASH_WORD_SIZE unsigned short /* flash word size (width) */
176#define CFG_FLASH_ADDR0 0x5555 /* 1st address for flash config cycles */
177#define CFG_FLASH_ADDR1 0x2AAA /* 2nd address for flash config cycles */
wdenkc6097192002-11-03 00:24:07 +0000178/*
179 * The following defines are added for buggy IOP480 byte interface.
180 * All other boards should use the standard values (CPCI405 etc.)
181 */
wdenkc837dcb2004-01-20 23:12:12 +0000182#define CFG_FLASH_READ0 0x0000 /* 0 is standard */
183#define CFG_FLASH_READ1 0x0001 /* 1 is standard */
184#define CFG_FLASH_READ2 0x0002 /* 2 is standard */
wdenkc6097192002-11-03 00:24:07 +0000185
wdenkc837dcb2004-01-20 23:12:12 +0000186#define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
wdenkc6097192002-11-03 00:24:07 +0000187
188#if 0 /* Use NVRAM for environment variables */
189/*-----------------------------------------------------------------------
190 * NVRAM organization
191 */
192#define CFG_ENV_IS_IN_NVRAM 1 /* use NVRAM for environment vars */
193#define CFG_NVRAM_BASE_ADDR 0xf0200000 /* NVRAM base address */
194#define CFG_NVRAM_SIZE (32*1024) /* NVRAM size */
195#define CFG_ENV_SIZE 0x1000 /* Size of Environment vars */
196#define CFG_ENV_ADDR \
197 (CFG_NVRAM_BASE_ADDR+CFG_NVRAM_SIZE-CFG_ENV_SIZE) /* Env */
198#define CFG_NVRAM_VXWORKS_OFFS 0x6900 /* Offset for VxWorks eth-addr */
199
200#else /* Use EEPROM for environment variables */
201
wdenkc837dcb2004-01-20 23:12:12 +0000202#define CFG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
203#define CFG_ENV_OFFSET 0x000 /* environment starts at the beginning of the EEPROM */
204#define CFG_ENV_SIZE 0x300 /* 768 bytes may be used for env vars */
wdenk8bde7f72003-06-27 21:31:46 +0000205 /* total size of a CAT24WC08 is 1024 bytes */
wdenkc6097192002-11-03 00:24:07 +0000206#endif
207
208/*-----------------------------------------------------------------------
209 * I2C EEPROM (CAT24WC08) for environment
210 */
211#define CONFIG_HARD_I2C /* I2c with hardware support */
212#define CFG_I2C_SPEED 400000 /* I2C speed and slave address */
213#define CFG_I2C_SLAVE 0x7F
214
215#define CFG_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT28WC08 */
wdenkc837dcb2004-01-20 23:12:12 +0000216#define CFG_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
217/* mask of address bits that overflow into the "EEPROM chip address" */
wdenkc6097192002-11-03 00:24:07 +0000218#define CFG_I2C_EEPROM_ADDR_OVERFLOW 0x07
219#define CFG_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */
220 /* 16 byte page write mode using*/
wdenkc837dcb2004-01-20 23:12:12 +0000221 /* last 4 bits of the address */
wdenkc6097192002-11-03 00:24:07 +0000222#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
223#define CFG_EEPROM_PAGE_WRITE_ENABLE
224
wdenkc6097192002-11-03 00:24:07 +0000225/*
226 * Init Memory Controller:
227 *
228 * BR0/1 and OR0/1 (FLASH)
229 */
230
231#define FLASH_BASE0_PRELIM 0xFF800000 /* FLASH bank #0 */
232#define FLASH_BASE1_PRELIM 0xFFC00000 /* FLASH bank #1 */
233
234/*-----------------------------------------------------------------------
235 * External Bus Controller (EBC) Setup
236 */
237
wdenkc837dcb2004-01-20 23:12:12 +0000238/* Memory Bank 0 (Flash Bank 0) initialization */
239#define CFG_EBC_PB0AP 0x92015480
240#define CFG_EBC_PB0CR 0xFFC5A000 /* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */
wdenkc6097192002-11-03 00:24:07 +0000241
wdenkc837dcb2004-01-20 23:12:12 +0000242/* Memory Bank 1 (Flash Bank 1) initialization */
243#define CFG_EBC_PB1AP 0x92015480
244#define CFG_EBC_PB1CR 0xFF85A000 /* BAS=0xFF8,BS=4MB,BU=R/W,BW=16bit */
wdenkc6097192002-11-03 00:24:07 +0000245
wdenkc837dcb2004-01-20 23:12:12 +0000246/* Memory Bank 2 (PLD - FPGA-boot) initialization */
247#define CFG_EBC_PB2AP 0x02015480 /* BME=0x0,TWT=0x04,CSN=0x0,OEN=0x1 */
wdenk8bde7f72003-06-27 21:31:46 +0000248 /* WBN=0x1,WBF=0x1,TH=0x2,RE=0x0,SOR=0x1,BEM=0x0,PEN=0x0*/
wdenkc837dcb2004-01-20 23:12:12 +0000249#define CFG_EBC_PB2CR 0xF0018000 /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */
wdenkc6097192002-11-03 00:24:07 +0000250
wdenkc837dcb2004-01-20 23:12:12 +0000251/* Memory Bank 3 (PLD - OSL) initialization */
252#define CFG_EBC_PB3AP 0x02015480 /* BME=0x0,TWT=0x04,CSN=0x0,OEN=0x1 */
wdenk8bde7f72003-06-27 21:31:46 +0000253 /* WBN=0x1,WBF=0x1,TH=0x2,RE=0x0,SOR=0x1,BEM=0x0,PEN=0x0*/
wdenkc837dcb2004-01-20 23:12:12 +0000254#define CFG_EBC_PB3CR 0xF0118000 /* BAS=0xF01,BS=1MB,BU=R/W,BW=8bit */
wdenkc6097192002-11-03 00:24:07 +0000255
wdenkc837dcb2004-01-20 23:12:12 +0000256/* Memory Bank 4 (Spartan2 1) initialization */
257#define CFG_EBC_PB4AP 0x02015580 /* BME=0x0,TWT=0x04,CSN=0x0,OEN=0x1 */
wdenk8bde7f72003-06-27 21:31:46 +0000258 /* WBN=0x1,WBF=0x1,TH=0x2,RE=0x1,SOR=0x1,BEM=0x0,PEN=0x0*/
wdenkc837dcb2004-01-20 23:12:12 +0000259#define CFG_EBC_PB4CR 0xF209C000 /* BAS=0xF20,BS=16MB,BU=R/W,BW=32bit*/
wdenkc6097192002-11-03 00:24:07 +0000260
wdenkc837dcb2004-01-20 23:12:12 +0000261/* Memory Bank 5 (Spartan2 2) initialization */
262#define CFG_EBC_PB5AP 0x02015580 /* BME=0x0,TWT=0x04,CSN=0x0,OEN=0x1 */
wdenk8bde7f72003-06-27 21:31:46 +0000263 /* WBN=0x1,WBF=0x1,TH=0x2,RE=0x1,SOR=0x1,BEM=0x0,PEN=0x0*/
wdenkc837dcb2004-01-20 23:12:12 +0000264#define CFG_EBC_PB5CR 0xF309C000 /* BAS=0xF30,BS=16MB,BU=R/W,BW=32bit*/
wdenkc6097192002-11-03 00:24:07 +0000265
wdenkc837dcb2004-01-20 23:12:12 +0000266/* Memory Bank 6 (Virtex 1) initialization */
267#define CFG_EBC_PB6AP 0x02015580 /* BME=0x0,TWT=0x04,CSN=0x0,OEN=0x1 */
wdenk8bde7f72003-06-27 21:31:46 +0000268 /* WBN=0x1,WBF=0x1,TH=0x2,RE=0x1,SOR=0x1,BEM=0x0,PEN=0x0*/
wdenkc837dcb2004-01-20 23:12:12 +0000269#define CFG_EBC_PB6CR 0xF409A000 /* BAS=0xF40,BS=16MB,BU=R/W,BW=16bit*/
wdenkc6097192002-11-03 00:24:07 +0000270
wdenkc837dcb2004-01-20 23:12:12 +0000271/* Memory Bank 7 (Virtex 2) initialization */
272#define CFG_EBC_PB7AP 0x02015580 /* BME=0x0,TWT=0x04,CSN=0x0,OEN=0x1 */
wdenk8bde7f72003-06-27 21:31:46 +0000273 /* WBN=0x1,WBF=0x1,TH=0x2,RE=0x1,SOR=0x1,BEM=0x0,PEN=0x0*/
wdenkc837dcb2004-01-20 23:12:12 +0000274#define CFG_EBC_PB7CR 0xF509A000 /* BAS=0xF50,BS=16MB,BU=R/W,BW=16bit*/
wdenkc6097192002-11-03 00:24:07 +0000275
276
stroesea20b27a2004-12-16 18:05:42 +0000277#define CFG_VXWORKS_MAC_PTR 0x00000000 /* Pass Ethernet MAC to VxWorks */
wdenkc6097192002-11-03 00:24:07 +0000278
279/*-----------------------------------------------------------------------
280 * Definitions for initial stack pointer and data area (in DPRAM)
281 */
282
283/* use on chip memory ( OCM ) for temperary stack until sdram is tested */
wdenkc837dcb2004-01-20 23:12:12 +0000284#define CFG_TEMP_STACK_OCM 1
wdenkc6097192002-11-03 00:24:07 +0000285
286/* On Chip Memory location */
287#define CFG_OCM_DATA_ADDR 0xF8000000
288#define CFG_OCM_DATA_SIZE 0x1000
289
290#define CFG_INIT_RAM_ADDR CFG_OCM_DATA_ADDR /* inside of SDRAM */
291#define CFG_INIT_RAM_END CFG_OCM_DATA_SIZE /* End of used area in RAM */
292#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
293#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
wdenkc837dcb2004-01-20 23:12:12 +0000294#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
wdenkc6097192002-11-03 00:24:07 +0000295
296
297/*
298 * Internal Definitions
299 *
300 * Boot Flags
301 */
302#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
303#define BOOTFLAG_WARM 0x02 /* Software reboot */
304
305#endif /* __CONFIG_H */