Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 4de2bbb39ea71d28bc422b9405f199b3abe4b8fa / . / configs / puma-rk3399_defconfig
blob: 1afa5a75f9ad39027f2a4b889427339a3b449e88 [file] [log] [blame]
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
Tom Rini278b90c2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x00200000
Philipp Tomsich7c158632017-09-29 19:28:03 +0200[diff] [blame]4CONFIG_SPL_GPIO_SUPPORT=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]5CONFIG_SPL_LIBCOMMON_SUPPORT=y
6CONFIG_SPL_LIBGENERIC_SUPPORT=y
7CONFIG_SYS_MALLOC_F_LEN=0x4000
8CONFIG_ROCKCHIP_RK3399=y
Philipp Tomsiche5ee24d2017-11-24 14:44:59 +0100[diff] [blame]9CONFIG_ROCKCHIP_BOOT_MODE_REG=0x0
Tom Rini2681e782017-05-01 11:41:11 -0400[diff] [blame]10CONFIG_TARGET_PUMA_RK3399=y
Tom Rini358b6a22018-06-04 11:57:37 -0400[diff] [blame]11CONFIG_DEBUG_UART_BASE=0xFF180000
12CONFIG_DEBUG_UART_CLOCK=24000000
13CONFIG_SPL_STACK_R_ADDR=0x80000
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]14CONFIG_SPL_SPI_FLASH_SUPPORT=y
15CONFIG_SPL_SPI_SUPPORT=y
Philipp Tomsichc5d905f2017-05-31 18:18:49 +0200[diff] [blame]16CONFIG_DEBUG_UART=y
Tom Rini86cf1c82018-08-16 08:16:24 -0400[diff] [blame]17CONFIG_NR_DRAM_BANKS=1
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]18CONFIG_FIT=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]19CONFIG_SPL_LOAD_FIT=y
Philipp Tomsichf8e3b082017-05-05 19:22:54 +0200[diff] [blame]20CONFIG_SPL_FIT_SOURCE="board/theobroma-systems/puma_rk3399/fit_spl_atf.its"
Klaus Gogera2a50532018-05-25 23:45:05 +0200[diff] [blame]21CONFIG_DEFAULT_FDT_FILE="rockchip/rk3399-puma-haikou.dtb"
Adam Ford8ccf98b2018-07-29 13:13:29 -0500[diff] [blame]22CONFIG_MISC_INIT_R=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]23# CONFIG_DISPLAY_CPUINFO is not set
Mario Six78eba692018-03-28 14:38:17 +0200[diff] [blame]24CONFIG_DISPLAY_BOARDINFO_LATE=y
Philipp Tomsich4dcd53d2017-06-07 18:13:42 +0200[diff] [blame]25CONFIG_SPL_BOARD_INIT=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]26# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
27# CONFIG_SPL_LEGACY_IMAGE_SUPPORT is not set
28CONFIG_SPL_STACK_R=y
29CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x4000
30CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x200
Philipp Tomsich7c158632017-09-29 19:28:03 +0200[diff] [blame]31CONFIG_SPL_I2C_SUPPORT=y
32CONFIG_SPL_POWER_SUPPORT=y
Marek Vasut55500432018-04-07 16:05:27 +0200[diff] [blame]33CONFIG_SPL_SPI_LOAD=y
Philipp Tomsichcba7b942017-09-13 21:29:42 +0200[diff] [blame]34CONFIG_SPL_ATF=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]35CONFIG_CMD_BOOTZ=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]36CONFIG_CMD_GPT=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]37CONFIG_CMD_I2C=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]38CONFIG_CMD_MMC=y
39CONFIG_CMD_SF=y
40CONFIG_CMD_SPI=y
41CONFIG_CMD_USB=y
42# CONFIG_CMD_SETEXPR is not set
Philipp Tomsich5a403a22017-06-06 09:15:15 +0200[diff] [blame]43CONFIG_CMD_BMP=y
44CONFIG_CMD_CACHE=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]45CONFIG_CMD_TIME=y
Philipp Tomsich5a403a22017-06-06 09:15:15 +0200[diff] [blame]46CONFIG_CMD_PMIC=y
47CONFIG_CMD_REGULATOR=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]48CONFIG_SPL_OF_CONTROL=y
Philipp Tomsich7b87e3b2017-09-12 17:32:29 +0200[diff] [blame]49CONFIG_OF_LIVE=y
Tom Rini8c5cad02018-09-03 15:26:12 -0400[diff] [blame]50CONFIG_DEFAULT_DEVICE_TREE="rk3399-puma-ddr1600"
Philipp Tomsich6f2d1d72017-05-31 18:18:50 +0200[diff] [blame]51CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Tom Rini5dc4dfd2017-08-28 07:16:32 -0400[diff] [blame]52CONFIG_ENV_IS_IN_MMC=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]53CONFIG_REGMAP=y
54CONFIG_SPL_REGMAP=y
55CONFIG_SYSCON=y
56CONFIG_SPL_SYSCON=y
57CONFIG_CLK=y
58CONFIG_SPL_CLK=y
59CONFIG_ROCKCHIP_GPIO=y
Philipp Tomsichc5d905f2017-05-31 18:18:49 +0200[diff] [blame]60CONFIG_SYS_I2C_ROCKCHIP=y
Philipp Tomsich1644f382017-05-05 19:21:41 +0200[diff] [blame]61CONFIG_MISC=y
62CONFIG_ROCKCHIP_EFUSE=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]63CONFIG_MMC_DW=y
64CONFIG_MMC_DW_ROCKCHIP=y
65CONFIG_MMC_SDHCI=y
Philipp Tomsichf0f71782018-03-26 19:59:08 +0200[diff] [blame]66CONFIG_MMC_SDHCI_SDMA=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]67CONFIG_MMC_SDHCI_ROCKCHIP=y
68CONFIG_SPI_FLASH=y
69CONFIG_SPI_FLASH_WINBOND=y
70CONFIG_PHY_MICREL=y
Philipp Tomsich18a15892017-10-30 14:44:55 +0100[diff] [blame]71CONFIG_PHY_MICREL_KSZ90X1=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]72CONFIG_DM_ETH=y
73CONFIG_ETH_DESIGNWARE=y
74CONFIG_GMAC_ROCKCHIP=y
75CONFIG_PINCTRL=y
76CONFIG_SPL_PINCTRL=y
Philipp Tomsich51c7f342017-04-19 16:46:37 +0200[diff] [blame]77CONFIG_PINCTRL_ROCKCHIP_RK3399=y
Philipp Tomsiche785e7f2017-05-31 18:18:46 +0200[diff] [blame]78CONFIG_DM_PMIC=y
Philipp Tomsich38394312018-11-30 20:00:09 +0100[diff] [blame]79CONFIG_DM_PMIC_FAN53555=y
Philipp Tomsiche785e7f2017-05-31 18:18:46 +0200[diff] [blame]80CONFIG_PMIC_RK8XX=y
Philipp Tomsich7c158632017-09-29 19:28:03 +0200[diff] [blame]81CONFIG_SPL_DM_REGULATOR=y
Christoph Muellner4de2bbb2019-01-02 15:09:17 +0100[diff] [blame^]82CONFIG_REGULATOR_PWM=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]83CONFIG_DM_REGULATOR_FIXED=y
Philipp Tomsich7c158632017-09-29 19:28:03 +0200[diff] [blame]84CONFIG_SPL_DM_REGULATOR_FIXED=y
85CONFIG_DM_REGULATOR_GPIO=y
Philipp Tomsiche785e7f2017-05-31 18:18:46 +0200[diff] [blame]86CONFIG_REGULATOR_RK8XX=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]87CONFIG_PWM_ROCKCHIP=y
88CONFIG_RAM=y
89CONFIG_SPL_RAM=y
Klaus Goger82a8e6c2018-04-13 10:54:28 +0200[diff] [blame]90CONFIG_DM_RTC=y
91CONFIG_RTC_ISL1208=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]92CONFIG_DEBUG_UART_SHIFT=2
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]93CONFIG_ROCKCHIP_SPI=y
94CONFIG_SYSRESET=y
95CONFIG_USB=y
96CONFIG_USB_XHCI_HCD=y
97CONFIG_USB_XHCI_DWC3=y
98CONFIG_USB_EHCI_HCD=y
99CONFIG_USB_EHCI_GENERIC=y
100CONFIG_USB_STORAGE=y
Chris Packhamae358442017-08-28 20:50:45 +1200[diff] [blame]101CONFIG_USB_HOST_ETHER=y
Chris Packhamf58ad982017-08-28 20:50:46 +1200[diff] [blame]102CONFIG_USB_ETHER_ASIX=y
103CONFIG_USB_ETHER_ASIX88179=y
104CONFIG_USB_ETHER_MCS7830=y
105CONFIG_USB_ETHER_RTL8152=y
106CONFIG_USB_ETHER_SMSC95XX=y
Philipp Tomsich5a403a22017-06-06 09:15:15 +0200[diff] [blame]107CONFIG_DM_VIDEO=y
108CONFIG_DISPLAY=y
109CONFIG_VIDEO_ROCKCHIP=y
110CONFIG_DISPLAY_ROCKCHIP_HDMI=y
Philipp Tomsich0b3ce832017-03-28 18:48:52 +0200[diff] [blame]111CONFIG_ERRNO_STR=y