blob: 9a929413bd0f7743e5b1241e0999ec1beaa9ceea [file] [log] [blame]
wdenk16f21702002-08-26 21:58:50 +00001/*
2 * (C) Copyright 2000
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 *
wdenk6dd652f2003-06-19 23:40:20 +000023 * hacked for Hymod FPGA support by Murray.Jensen@csiro.au, 29-Jan-01
wdenk16f21702002-08-26 21:58:50 +000024 */
25
26#include <common.h>
27#include <command.h>
28#include <net.h>
wdenk16f21702002-08-26 21:58:50 +000029#include <asm/iopin_8260.h>
wdenk16f21702002-08-26 21:58:50 +000030
Wolfgang Denkd87080b2006-03-31 18:32:53 +020031DECLARE_GLOBAL_DATA_PTR;
32
wdenk16f21702002-08-26 21:58:50 +000033/*-----------------------------------------------------------------------
34 * Board Special Commands: FPGA load/store, EEPROM erase
35 */
36
Jon Loeligerc508a4c2007-07-09 18:31:28 -050037#if defined(CONFIG_CMD_BSP)
wdenk16f21702002-08-26 21:58:50 +000038
39#define LOAD_SUCCESS 0
40#define LOAD_FAIL_NOCONF 1
41#define LOAD_FAIL_NOINIT 2
42#define LOAD_FAIL_NODONE 3
43
44#define STORE_SUCCESS 0
45
46/*
47 * Programming the Hymod FPGAs
48 *
49 * The 8260 io port config table is set up so that the INIT pin is
50 * held Low (Open Drain output 0) - this will delay the automatic
51 * Power-On config until INIT is released (by making it an input).
52 *
53 * If the FPGA has been programmed before, then the assertion of PROGRAM
54 * will initiate configuration (i.e. it begins clearing the RAM).
55 *
56 * When the FPGA is ready to receive configuration data (either after
57 * releasing INIT after Power-On, or after asserting PROGRAM), it will
58 * pull INIT high.
59 *
60 * Notes from Paul Dunn:
61 *
62 * 1. program pin should be forced low for >= 300ns
63 * (about 20 bus clock cycles minimum).
64 *
65 * 2. then wait for init to go high, which signals
66 * that the FPGA has cleared its internal memory
67 * and is ready to load
68 *
69 * 3. perform load writes of entire config file
70 *
71 * 4. wait for done to go high, which should be
72 * within a few bus clock cycles. If done has not
73 * gone high after reasonable period, then load
74 * has not worked (wait several ms?)
75 */
76
wdenk6dd652f2003-06-19 23:40:20 +000077int
78fpga_load (int mezz, uchar *addr, ulong size)
wdenk16f21702002-08-26 21:58:50 +000079{
wdenk16f21702002-08-26 21:58:50 +000080 hymod_conf_t *cp = &gd->bd->bi_hymod_conf;
wdenk6dd652f2003-06-19 23:40:20 +000081 xlx_info_t *fp;
wdenk16f21702002-08-26 21:58:50 +000082 xlx_iopins_t *fpgaio;
83 volatile uchar *fpgabase;
84 volatile uint cnt;
85 uchar *eaddr = addr + size;
86 int result;
87
wdenk6dd652f2003-06-19 23:40:20 +000088 if (mezz)
89 fp = &cp->mezz.xlx[0];
90 else
91 fp = &cp->main.xlx[0];
92
93 if (!fp->mmap.prog.exists)
94 return (LOAD_FAIL_NOCONF);
95
96 fpgabase = (uchar *)fp->mmap.prog.base;
97 fpgaio = &fp->iopins;
wdenk16f21702002-08-26 21:58:50 +000098
99 /* set enable HIGH if required */
100 if (fpgaio->enable_pin.flag)
101 iopin_set_high (&fpgaio->enable_pin);
102
103 /* ensure INIT is released (set it to be an input) */
104 iopin_set_in (&fpgaio->init_pin);
105
106 /* toggle PROG Low then High (will already be Low after Power-On) */
107 iopin_set_low (&fpgaio->prog_pin);
wdenk6dd652f2003-06-19 23:40:20 +0000108 udelay (1); /* minimum 300ns - 1usec should do it */
wdenk16f21702002-08-26 21:58:50 +0000109 iopin_set_high (&fpgaio->prog_pin);
110
111 /* wait for INIT High */
112 cnt = 0;
113 while (!iopin_is_high (&fpgaio->init_pin))
114 if (++cnt == 10000000) {
115 result = LOAD_FAIL_NOINIT;
116 goto done;
117 }
118
119 /* write configuration data */
120 while (addr < eaddr)
121 *fpgabase = *addr++;
122
123 /* wait for DONE High */
124 cnt = 0;
125 while (!iopin_is_high (&fpgaio->done_pin))
126 if (++cnt == 100000000) {
127 result = LOAD_FAIL_NODONE;
128 goto done;
129 }
130
131 /* success */
132 result = LOAD_SUCCESS;
133
134 done:
135
136 if (fpgaio->enable_pin.flag)
137 iopin_set_low (&fpgaio->enable_pin);
138
139 return (result);
140}
141
142/* ------------------------------------------------------------------------- */
143int
Wolfgang Denk54841ab2010-06-28 22:00:46 +0200144do_fpga (cmd_tbl_t * cmdtp, int flag, int argc, char * const argv[])
wdenk16f21702002-08-26 21:58:50 +0000145{
146 uchar *addr, *save_addr;
147 ulong size;
148 int mezz, arg, result;
149
150 switch (argc) {
151
152 case 0:
153 case 1:
154 break;
155
156 case 2:
157 if (strcmp (argv[1], "info") == 0) {
158 printf ("\nHymod FPGA Info...\n");
wdenk6dd652f2003-06-19 23:40:20 +0000159 printf ("\t\t\t\tAddress\t\tSize\n");
160 printf ("\tMain Configuration:\t0x%08x\t%d\n",
161 FPGA_MAIN_CFG_BASE, FPGA_MAIN_CFG_SIZE);
162 printf ("\tMain Register:\t\t0x%08x\t%d\n",
163 FPGA_MAIN_REG_BASE, FPGA_MAIN_REG_SIZE);
164 printf ("\tMain Port:\t\t0x%08x\t%d\n",
165 FPGA_MAIN_PORT_BASE, FPGA_MAIN_PORT_SIZE);
166 printf ("\tMezz Configuration:\t0x%08x\t%d\n",
167 FPGA_MEZZ_CFG_BASE, FPGA_MEZZ_CFG_SIZE);
wdenk16f21702002-08-26 21:58:50 +0000168 return 0;
169 }
170 break;
171
172 case 3:
173 if (strcmp (argv[1], "store") == 0) {
174 addr = (uchar *) simple_strtoul (argv[2], NULL, 16);
175
176 save_addr = addr;
177#if 0
wdenk6dd652f2003-06-19 23:40:20 +0000178 /* fpga readback unimplemented */
179 while (more readback data)
180 *addr++ = *fpga;
181 result = error ? STORE_FAIL_XXX : STORE_SUCCESS;
wdenk16f21702002-08-26 21:58:50 +0000182#else
wdenk6dd652f2003-06-19 23:40:20 +0000183 result = STORE_SUCCESS;
wdenk16f21702002-08-26 21:58:50 +0000184#endif
wdenk6dd652f2003-06-19 23:40:20 +0000185
wdenk16f21702002-08-26 21:58:50 +0000186 if (result == STORE_SUCCESS) {
wdenk6dd652f2003-06-19 23:40:20 +0000187 printf ("SUCCEEDED (%d bytes)\n",
188 addr - save_addr);
wdenk16f21702002-08-26 21:58:50 +0000189 return 0;
190 } else
wdenk6dd652f2003-06-19 23:40:20 +0000191 printf ("FAILED (%d bytes)\n",
192 addr - save_addr);
wdenk16f21702002-08-26 21:58:50 +0000193 return 1;
194 }
195 break;
196
197 case 4:
198 if (strcmp (argv[1], "tftp") == 0) {
199 copy_filename (BootFile, argv[2], sizeof (BootFile));
200 load_addr = simple_strtoul (argv[3], NULL, 16);
wdenk6dd652f2003-06-19 23:40:20 +0000201 NetBootFileXferSize = 0;
wdenk16f21702002-08-26 21:58:50 +0000202
wdenkeb9401e2002-11-11 02:11:37 +0000203 if (NetLoop (TFTP) <= 0) {
wdenk6dd652f2003-06-19 23:40:20 +0000204 printf ("tftp transfer failed - aborting "
205 "fgpa load\n");
wdenk16f21702002-08-26 21:58:50 +0000206 return 1;
207 }
208
209 if (NetBootFileXferSize == 0) {
wdenk6dd652f2003-06-19 23:40:20 +0000210 printf ("can't determine file size - "
211 "aborting fpga load\n");
wdenk16f21702002-08-26 21:58:50 +0000212 return 1;
213 }
214
wdenk6dd652f2003-06-19 23:40:20 +0000215 printf ("File transfer succeeded - "
216 "beginning fpga load...");
wdenk16f21702002-08-26 21:58:50 +0000217
218 result = fpga_load (0, (uchar *) load_addr,
wdenk6dd652f2003-06-19 23:40:20 +0000219 NetBootFileXferSize);
220
wdenk16f21702002-08-26 21:58:50 +0000221 if (result == LOAD_SUCCESS) {
222 printf ("SUCCEEDED\n");
223 return 0;
wdenk6dd652f2003-06-19 23:40:20 +0000224 } else if (result == LOAD_FAIL_NOCONF)
225 printf ("FAILED (no CONF)\n");
226 else if (result == LOAD_FAIL_NOINIT)
wdenk16f21702002-08-26 21:58:50 +0000227 printf ("FAILED (no INIT)\n");
228 else
229 printf ("FAILED (no DONE)\n");
230 return 1;
231
232 }
233 /* fall through ... */
234
235 case 5:
236 if (strcmp (argv[1], "load") == 0) {
237 if (argc == 5) {
238 if (strcmp (argv[2], "main") == 0)
239 mezz = 0;
240 else if (strcmp (argv[2], "mezz") == 0)
241 mezz = 1;
242 else {
wdenk6dd652f2003-06-19 23:40:20 +0000243 printf ("FPGA type must be either "
244 "`main' or `mezz'\n");
wdenk16f21702002-08-26 21:58:50 +0000245 return 1;
246 }
247 arg = 3;
248 } else {
249 mezz = 0;
250 arg = 2;
251 }
wdenk6dd652f2003-06-19 23:40:20 +0000252
wdenk16f21702002-08-26 21:58:50 +0000253 addr = (uchar *) simple_strtoul (argv[arg++], NULL, 16);
254 size = (ulong) simple_strtoul (argv[arg], NULL, 16);
255
256 result = fpga_load (mezz, addr, size);
wdenk6dd652f2003-06-19 23:40:20 +0000257
wdenk16f21702002-08-26 21:58:50 +0000258 if (result == LOAD_SUCCESS) {
259 printf ("SUCCEEDED\n");
260 return 0;
wdenk6dd652f2003-06-19 23:40:20 +0000261 } else if (result == LOAD_FAIL_NOCONF)
262 printf ("FAILED (no CONF)\n");
263 else if (result == LOAD_FAIL_NOINIT)
wdenk16f21702002-08-26 21:58:50 +0000264 printf ("FAILED (no INIT)\n");
265 else
266 printf ("FAILED (no DONE)\n");
267 return 1;
268 }
269 break;
270
271 default:
272 break;
273 }
274
Wolfgang Denk47e26b12010-07-17 01:06:04 +0200275 return cmd_usage(cmdtp);
wdenk16f21702002-08-26 21:58:50 +0000276}
wdenk0d498392003-07-01 21:06:45 +0000277U_BOOT_CMD(
278 fpga, 6, 1, do_fpga,
Peter Tyser2fb26042009-01-27 18:03:12 -0600279 "FPGA sub-system",
wdenk8bde7f72003-06-27 21:31:46 +0000280 "load [type] addr size\n"
281 " - write the configuration data at memory address `addr',\n"
282 " size `size' bytes, into the FPGA of type `type' (either\n"
283 " `main' or `mezz', default `main'). e.g.\n"
284 " `fpga load 100000 7d8f'\n"
285 " loads the main FPGA with config data at address 100000\n"
286 " HEX, size 7d8f HEX (32143 DEC) bytes\n"
287 "fpga tftp file addr\n"
288 " - transfers `file' from the tftp server into memory at\n"
289 " address `addr', then writes the entire file contents\n"
290 " into the main FPGA\n"
291 "fpga store addr\n"
292 " - read configuration data from the main FPGA (the mezz\n"
293 " FPGA is write-only), into address `addr'. There must be\n"
294 " enough memory available at `addr' to hold all the config\n"
295 " data - the size of which is determined by VC:???\n"
296 "fpga info\n"
297 " - print information about the Hymod FPGA, namely the\n"
298 " memory addresses at which the four FPGA local bus\n"
Wolfgang Denka89c33d2009-05-24 17:06:54 +0200299 " address spaces appear in the physical address space"
wdenk8bde7f72003-06-27 21:31:46 +0000300);
wdenk16f21702002-08-26 21:58:50 +0000301/* ------------------------------------------------------------------------- */
302int
Wolfgang Denk54841ab2010-06-28 22:00:46 +0200303do_eecl (cmd_tbl_t * cmdtp, int flag, int argc, char * const argv[])
wdenk16f21702002-08-26 21:58:50 +0000304{
305 uchar data[HYMOD_EEPROM_SIZE];
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200306 uint addr = CONFIG_SYS_I2C_EEPROM_ADDR;
wdenk16f21702002-08-26 21:58:50 +0000307
308 switch (argc) {
309
310 case 1:
wdenk6dd652f2003-06-19 23:40:20 +0000311 addr |= HYMOD_EEOFF_MAIN;
wdenk16f21702002-08-26 21:58:50 +0000312 break;
313
314 case 2:
315 if (strcmp (argv[1], "main") == 0) {
wdenk6dd652f2003-06-19 23:40:20 +0000316 addr |= HYMOD_EEOFF_MAIN;
wdenk16f21702002-08-26 21:58:50 +0000317 break;
318 }
319 if (strcmp (argv[1], "mezz") == 0) {
wdenk6dd652f2003-06-19 23:40:20 +0000320 addr |= HYMOD_EEOFF_MEZZ;
wdenk16f21702002-08-26 21:58:50 +0000321 break;
322 }
323 /* fall through ... */
324
325 default:
Wolfgang Denk47e26b12010-07-17 01:06:04 +0200326 return cmd_usage(cmdtp);
wdenk16f21702002-08-26 21:58:50 +0000327 }
328
329 memset (data, 0, HYMOD_EEPROM_SIZE);
wdenk16f21702002-08-26 21:58:50 +0000330
wdenk6dd652f2003-06-19 23:40:20 +0000331 eeprom_write (addr, 0, data, HYMOD_EEPROM_SIZE);
332
333 return 0;
wdenk16f21702002-08-26 21:58:50 +0000334}
wdenk0d498392003-07-01 21:06:45 +0000335U_BOOT_CMD(
336 eeclear, 1, 0, do_eecl,
Peter Tyser2fb26042009-01-27 18:03:12 -0600337 "Clear the eeprom on a Hymod board",
wdenk8bde7f72003-06-27 21:31:46 +0000338 "[type]\n"
339 " - write zeroes into the EEPROM on the board of type `type'\n"
340 " (`type' is either `main' or `mezz' - default `main')\n"
Wolfgang Denka89c33d2009-05-24 17:06:54 +0200341 " Note: the EEPROM write enable jumper must be installed"
wdenk8bde7f72003-06-27 21:31:46 +0000342);
wdenk16f21702002-08-26 21:58:50 +0000343
wdenk6dd652f2003-06-19 23:40:20 +0000344/* ------------------------------------------------------------------------- */
345
wdenk6dd652f2003-06-19 23:40:20 +0000346int
Wolfgang Denk54841ab2010-06-28 22:00:46 +0200347do_htest (cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
wdenk6dd652f2003-06-19 23:40:20 +0000348{
349#if 0
350 int rc;
351#endif
352#ifdef CONFIG_ETHER_LOOPBACK_TEST
353 extern void eth_loopback_test (void);
354#endif /* CONFIG_ETHER_LOOPBACK_TEST */
355
356 printf ("HYMOD tests - ensure loopbacks etc. are connected\n\n");
357
358#if 0
359 /* Load FPGA with test program */
360
361 printf ("Loading test FPGA program ...");
362
363 rc = fpga_load (0, test_bitfile, sizeof (test_bitfile));
364
365 switch (rc) {
366
367 case LOAD_SUCCESS:
368 printf (" SUCCEEDED\n");
369 break;
370
371 case LOAD_FAIL_NOCONF:
372 printf (" FAILED (no configuration space defined)\n");
373 return 1;
374
375 case LOAD_FAIL_NOINIT:
376 printf (" FAILED (timeout - no INIT signal seen)\n");
377 return 1;
378
379 case LOAD_FAIL_NODONE:
380 printf (" FAILED (timeout - no DONE signal seen)\n");
381 return 1;
382
383 default:
384 printf (" FAILED (unknown return code from fpga_load\n");
385 return 1;
386 }
387
388 /* run Local Bus <=> Xilinx tests */
389
390 /* tell Xilinx to run ZBT Ram, High Speed serial and Mezzanine tests */
391
392 /* run SDRAM test */
393#endif
394
395#ifdef CONFIG_ETHER_LOOPBACK_TEST
396 /* run Ethernet test */
397 eth_loopback_test ();
398#endif /* CONFIG_ETHER_LOOPBACK_TEST */
399
400 return 0;
401}
402
Jon Loeliger77a31852007-07-10 10:39:10 -0500403#endif