blob: 98b5a96cf61cd551b204d16e8cc49576b0db5adf [file] [log] [blame]
Manivannan Sadhasivameba65892018-06-14 23:38:32 +05301/* SPDX-License-Identifier: GPL-2.0+ */
2/*
Amit Singh Tomarb1a6bb32020-04-19 19:28:25 +05303 * Board configuration file for Actions Semi Owl SoCs.
Manivannan Sadhasivameba65892018-06-14 23:38:32 +05304 *
5 * Copyright (C) 2015 Actions Semi Co., Ltd.
6 * Copyright (C) 2018 Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
7 *
8 */
9
Amit Singh Tomarb1a6bb32020-04-19 19:28:25 +053010#ifndef _OWL_COMMON_CONFIG_H_
11#define _OWL_COMMON_CONFIG_H_
Manivannan Sadhasivameba65892018-06-14 23:38:32 +053012
13/* SDRAM Definitions */
14#define CONFIG_SYS_SDRAM_BASE 0x0
Manivannan Sadhasivameba65892018-06-14 23:38:32 +053015#define CONFIG_SYS_SDRAM_SIZE 0x80000000
16
17/* Generic Timer Definitions */
18#define COUNTER_FREQUENCY (24000000) /* 24MHz */
19
20#define CONFIG_SYS_MALLOC_LEN (32 * 1024 * 1024)
21
22/* Some commands use this as the default load address */
23#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x7ffc0)
24
25/*
26 * This is the initial SP which is used only briefly for relocating the u-boot
27 * image to the top of SDRAM. After relocation u-boot moves the stack to the
28 * proper place.
29 */
30#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_TEXT_BASE + 0x7ff00)
31
Manivannan Sadhasivameba65892018-06-14 23:38:32 +053032/* Console configuration */
33#define CONFIG_SYS_CBSIZE 1024 /* Console buffer size */
34#define CONFIG_SYS_MAXARGS 64
35#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
36
37#endif