blob: 160c10af296e1ba06a4c8815d40cd1cd7a621eef [file] [log] [blame]
Michael Schwingenea99e8f2008-01-16 19:50:37 +01001/*
2 * (C) Copyright 2007
3 * Michael Schwingen, michael@schwingen.org
4 *
5 * Configuration settings for the AcTux-1 board.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
Michael Schwingenea99e8f2008-01-16 19:50:37 +010029#define CONFIG_IXP425 1
30#define CONFIG_ACTUX1 1
31
32#define CONFIG_DISPLAY_CPUINFO 1
33#define CONFIG_DISPLAY_BOARDINFO 1
34
Jean-Christophe PLAGNIOL-VILLARD930590f2009-01-31 09:10:48 +010035#define CONFIG_IXP_SERIAL
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020036#define CONFIG_SYS_IXP425_CONSOLE IXP425_UART2
Michael Schwingenea99e8f2008-01-16 19:50:37 +010037#define CONFIG_BAUDRATE 115200
38#define CONFIG_BOOTDELAY 3
39#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
Michael Schwingen517c5df2011-05-23 00:00:04 +020040#define CONFIG_BOARD_EARLY_INIT_F 1
41#define CONFIG_SYS_LDSCRIPT "board/actux1/u-boot.lds"
Michael Schwingenea99e8f2008-01-16 19:50:37 +010042
43/***************************************************************
44 * U-boot generic defines start here.
45 ***************************************************************/
Michael Schwingenea99e8f2008-01-16 19:50:37 +010046/*
47 * Size of malloc() pool
48 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020049#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
Michael Schwingenea99e8f2008-01-16 19:50:37 +010050
51/* allow to overwrite serial and ethaddr */
52#define CONFIG_ENV_OVERWRITE
53
54/* Command line configuration. */
55#include <config_cmd_default.h>
56
57#define CONFIG_CMD_ELF
Michael Schwingen517c5df2011-05-23 00:00:04 +020058#ifdef CONFIG_PCI
59#define CONFIG_CMD_PCI
60#define CONFIG_PCI_PNP
61#define CONFIG_IXP_PCI
62#define CONFIG_PCI_SCAN_SHOW
63#define CONFIG_CMD_PCI_ENUM
64#endif
Michael Schwingenea99e8f2008-01-16 19:50:37 +010065
66#define CONFIG_BOOTCOMMAND "run boot_flash"
67/* enable passing of ATAGs */
68#define CONFIG_CMDLINE_TAG 1
69#define CONFIG_SETUP_MEMORY_TAGS 1
70#define CONFIG_INITRD_TAG 1
71#define CONFIG_REVISION_TAG 1
72
73#if defined(CONFIG_CMD_KGDB)
74# define CONFIG_KGDB_BAUDRATE 230400
75/* which serial port to use */
76# define CONFIG_KGDB_SER_INDEX 1
77#endif
78
79/* Miscellaneous configurable options */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020080#define CONFIG_SYS_LONGHELP
81#define CONFIG_SYS_PROMPT "=> "
Michael Schwingenea99e8f2008-01-16 19:50:37 +010082/* Console I/O Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020083#define CONFIG_SYS_CBSIZE 256
Michael Schwingenea99e8f2008-01-16 19:50:37 +010084/* Print Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020085#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
Michael Schwingenea99e8f2008-01-16 19:50:37 +010086/* max number of command args */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020087#define CONFIG_SYS_MAXARGS 16
Michael Schwingenea99e8f2008-01-16 19:50:37 +010088/* Boot Argument Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020089#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
Michael Schwingenea99e8f2008-01-16 19:50:37 +010090
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020091#define CONFIG_SYS_MEMTEST_START 0x00400000
92#define CONFIG_SYS_MEMTEST_END 0x00800000
Michael Schwingenea99e8f2008-01-16 19:50:37 +010093
Michael Schwingen517c5df2011-05-23 00:00:04 +020094/* timer clock - 2* OSC_IN system clock */
95#define CONFIG_IXP425_TIMER_CLK 66666666
96#define CONFIG_SYS_HZ 1000
Michael Schwingenea99e8f2008-01-16 19:50:37 +010097
98/* default load address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020099#define CONFIG_SYS_LOAD_ADDR 0x00010000
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100100
101/* valid baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200102#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, \
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100103 115200, 230400 }
104#define CONFIG_SERIAL_RTS_ACTIVE 1
105
106/*
107 * Stack sizes
108 * The stack sizes are set up in start.S using the settings below
109 */
110#define CONFIG_STACKSIZE (128*1024) /* regular stack */
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100111
112/* Expansion bus settings */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200113#define CONFIG_SYS_EXP_CS0 0xbd113842
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100114
115/* SDRAM settings */
116#define CONFIG_NR_DRAM_BANKS 1
117#define PHYS_SDRAM_1 0x00000000
Michael Schwingen517c5df2011-05-23 00:00:04 +0200118#define CONFIG_SYS_SDRAM_BASE 0x00000000
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100119
Michael Schwingen517c5df2011-05-23 00:00:04 +0200120#ifdef CONFIG_RAM_32MB
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200121# define CONFIG_SYS_SDR_CONFIG 0x18
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100122# define PHYS_SDRAM_1_SIZE 0x02000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200123# define CONFIG_SYS_SDRAM_REFRESH_CNT 0x81a
124# define CONFIG_SYS_SDR_MODE_CONFIG 0x1
125# define CONFIG_SYS_DRAM_SIZE 0x02000000
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100126#else /* 16MB SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200127# define CONFIG_SYS_SDR_CONFIG 0x3A
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100128# define PHYS_SDRAM_1_SIZE 0x01000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200129# define CONFIG_SYS_SDRAM_REFRESH_CNT 0x81a
130# define CONFIG_SYS_SDR_MODE_CONFIG 0x1
131# define CONFIG_SYS_DRAM_SIZE 0x01000000
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100132#endif
133
Michael Schwingen517c5df2011-05-23 00:00:04 +0200134
135
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100136/* FLASH organization */
Michael Schwingen517c5df2011-05-23 00:00:04 +0200137#define CONFIG_SYS_TEXT_BASE 0x50000000
138#ifdef CONFIG_FLASH2X2
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200139# define CONFIG_SYS_MAX_FLASH_BANKS 2
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100140/* max number of sectors on one chip */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200141# define CONFIG_SYS_MAX_FLASH_SECT 40
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100142# define PHYS_FLASH_1 0x50000000
143# define PHYS_FLASH_2 0x50200000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200144# define CONFIG_SYS_FLASH_BANKS_LIST { PHYS_FLASH_1, PHYS_FLASH_2 }
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100145#endif
Michael Schwingen517c5df2011-05-23 00:00:04 +0200146#ifdef CONFIG_FLASH1X8
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200147# define CONFIG_SYS_MAX_FLASH_BANKS 1
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100148/* max number of sectors on one chip */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200149# define CONFIG_SYS_MAX_FLASH_SECT 140
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100150# define PHYS_FLASH_1 0x50000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200151# define CONFIG_SYS_FLASH_BANKS_LIST { PHYS_FLASH_1 }
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100152#endif
153
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200154#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
155#define CONFIG_SYS_MONITOR_BASE PHYS_FLASH_1
156#define CONFIG_SYS_MONITOR_LEN (256 << 10)
Michael Schwingen517c5df2011-05-23 00:00:04 +0200157#define CONFIG_BOARD_SIZE_LIMIT 262144
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100158
159/* Use common CFI driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200160#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200161#define CONFIG_FLASH_CFI_DRIVER
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100162/* no byte writes on IXP4xx */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200163#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100164/* print 'E' for empty sector on flinfo */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200165#define CONFIG_SYS_FLASH_EMPTY_INFO
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100166
167/* Ethernet */
168
169/* include IXP4xx NPE support */
170#define CONFIG_IXP4XX_NPE 1
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100171#define CONFIG_NET_MULTI 1
172/* NPE0 PHY address */
173#define CONFIG_PHY_ADDR 0
Michael Schwingen517c5df2011-05-23 00:00:04 +0200174/* NPE1 PHY address (HW Release E only) */
175#define CONFIG_PHY1_ADDR 1
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100176/* MII PHY management */
177#define CONFIG_MII 1
178/* Number of ethernet rx buffers & descriptors */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200179#define CONFIG_SYS_RX_ETH_BUFFER 16
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100180#define CONFIG_RESET_PHY_R 1
181
Michael Schwingen517c5df2011-05-23 00:00:04 +0200182#define CONFIG_HAS_ETH1 1
183
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100184#define CONFIG_CMD_DHCP
185#define CONFIG_CMD_NET
186#define CONFIG_CMD_MII
187#define CONFIG_CMD_PING
188#undef CONFIG_CMD_NFS
189
190/* BOOTP options */
191#define CONFIG_BOOTP_BOOTFILESIZE
192#define CONFIG_BOOTP_BOOTPATH
193#define CONFIG_BOOTP_GATEWAY
194#define CONFIG_BOOTP_HOSTNAME
195
196/* Cache Configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200197#define CONFIG_SYS_CACHELINE_SIZE 32
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100198
199/*
200 * environment organization:
201 * one flash sector, embedded in uboot area (bottom bootblock flash)
202 */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200203#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200204#define CONFIG_ENV_SIZE 0x2000
205#define CONFIG_ENV_ADDR (PHYS_FLASH_1 + 0x4000)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200206#define CONFIG_SYS_USE_PPCENV 1
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100207
Michael Schwingen517c5df2011-05-23 00:00:04 +0200208#define CONFIG_EXTRA_ENV_SETTINGS \
Jean-Christophe PLAGNIOL-VILLARDb4e2f892009-01-31 09:53:39 +0100209 "npe_ucode=50040000\0" \
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100210 "mtd=IXP4XX-Flash.0:256k(uboot),64k(ucode),1152k(linux),-(root)\0" \
211 "kerneladdr=50050000\0" \
Michael Schwingen517c5df2011-05-23 00:00:04 +0200212 "kernelfile=actux1/uImage\0" \
213 "rootfile=actux1/rootfs\0" \
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100214 "rootaddr=50170000\0" \
215 "loadaddr=10000\0" \
216 "updateboot_ser=mw.b 10000 ff 40000;" \
217 " loady ${loadaddr};" \
218 " run eraseboot writeboot\0" \
219 "updateboot_net=mw.b 10000 ff 40000;" \
Michael Schwingen517c5df2011-05-23 00:00:04 +0200220 " tftp ${loadaddr} actux1/u-boot.bin;" \
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100221 " run eraseboot writeboot\0" \
222 "eraseboot=protect off 50000000 50003fff;" \
223 " protect off 50006000 5003ffff;" \
224 " erase 50000000 50003fff;" \
225 " erase 50006000 5003ffff\0" \
226 "writeboot=cp.b 10000 50000000 4000;" \
227 " cp.b 16000 50006000 3a000\0" \
Michael Schwingen517c5df2011-05-23 00:00:04 +0200228 "updateucode=loady;" \
229 " era ${npe_ucode} +${filesize};" \
230 " cp.b ${loadaddr} ${npe_ucode} ${filesize}\0" \
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100231 "updateroot=tftp ${loadaddr} ${rootfile};" \
232 " era ${rootaddr} +${filesize};" \
233 " cp.b ${loadaddr} ${rootaddr} ${filesize}\0" \
234 "updatekern=tftp ${loadaddr} ${kernelfile};" \
235 " era ${kerneladdr} +${filesize};" \
236 " cp.b ${loadaddr} ${kerneladdr} ${filesize}\0" \
237 "flashargs=setenv bootargs mtdparts=${mtd} root=/dev/mtdblock3" \
238 " rootfstype=squashfs,jffs2 init=/etc/preinit\0" \
239 "netargs=setenv bootargs mtdparts=${mtd} root=/dev/mtdblock3" \
240 " rootfstype=squashfs,jffs2 init=/etc/preinit\0" \
Michael Schwingen517c5df2011-05-23 00:00:04 +0200241 "addtty=setenv bootargs ${bootargs} console=ttyS1,${baudrate}\0" \
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100242 "addeth=setenv bootargs ${bootargs} ethaddr=${ethaddr}\0" \
243 "boot_flash=run flashargs addtty addeth;" \
244 " bootm ${kerneladdr}\0" \
245 "boot_net=run netargs addtty addeth;" \
246 " tftpboot ${loadaddr} ${kernelfile};" \
247 " bootm\0"
248
Michael Schwingen517c5df2011-05-23 00:00:04 +0200249/* additions for new relocation code, must be added to all boards */
250#define CONFIG_SYS_INIT_SP_ADDR \
251 (CONFIG_SYS_SDRAM_BASE + 0x1000 - GENERATED_GBL_DATA_SIZE)
252
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100253#endif /* __CONFIG_H */