blob: 13ed9011764b90068ca0a13499271f31c76f4c81 [file] [log] [blame]
Heiko Stuebner46281a72019-07-16 22:17:13 +02001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * (C) Copyright 2017 Rockchip Electronics Co., Ltd
4 */
5
6#ifndef __CONFIG_PX30_COMMON_H
7#define __CONFIG_PX30_COMMON_H
8
9#include "rockchip-common.h"
10
Quentin Schulz65163362023-01-09 11:36:41 +010011#define CFG_IRAM_BASE 0xff0e0000
Heiko Stuebner46281a72019-07-16 22:17:13 +020012
Heiko Stuebner46281a72019-07-16 22:17:13 +020013#define GICD_BASE 0xff131000
14#define GICC_BASE 0xff132000
15
Tom Riniaa6e94d2022-11-16 13:10:37 -050016#define CFG_SYS_SDRAM_BASE 0
Heiko Stuebner46281a72019-07-16 22:17:13 +020017#define SDRAM_MAX_SIZE 0xff000000
Heiko Stuebner46281a72019-07-16 22:17:13 +020018
Heiko Stuebner46281a72019-07-16 22:17:13 +020019#define ENV_MEM_LAYOUT_SETTINGS \
20 "scriptaddr=0x00500000\0" \
21 "pxefile_addr_r=0x00600000\0" \
22 "fdt_addr_r=0x08300000\0" \
23 "kernel_addr_r=0x00280000\0" \
Paul Kocialkowski96bdc652023-07-25 14:58:35 +020024 "ramdisk_addr_r=0x0a200000\0" \
25 "kernel_comp_addr_r=0x03e80000\0" \
26 "kernel_comp_size=0x2000000\0"
Heiko Stuebner46281a72019-07-16 22:17:13 +020027
Tom Rini0613c362022-12-04 10:03:50 -050028#define CFG_EXTRA_ENV_SETTINGS \
Heiko Stuebner46281a72019-07-16 22:17:13 +020029 ENV_MEM_LAYOUT_SETTINGS \
30 "fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
31 "partitions=" PARTS_DEFAULT \
32 ROCKCHIP_DEVICE_SETTINGS \
Simon Glass7755dc52023-04-24 13:49:51 +120033 "boot_targets=" BOOT_TARGETS "\0"
Heiko Stuebner46281a72019-07-16 22:17:13 +020034
35#endif