blob: 8121b2722935d32ec1603f41602b31eb3377b7ba [file] [log] [blame]
Michael Schwingenea99e8f2008-01-16 19:50:37 +01001/*
2 * (C) Copyright 2007
3 * Michael Schwingen, michael@schwingen.org
4 *
5 * Configuration settings for the AcTux-1 board.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29/* 1: modified board with 32MB DRAM */
30#define CONFIG_ACTUX1_32MB 0
31/* 1: 2*2MB FLASH (standard) */
32#define CONFIG_ACTUX1_FLASH2X2 1
33/* 1: 1*8MB FLASH (upgraded boards) */
34#define CONFIG_ACTUX1_FLASH1X8 0
35
36#define CONFIG_IXP425 1
37#define CONFIG_ACTUX1 1
38
39#define CONFIG_DISPLAY_CPUINFO 1
40#define CONFIG_DISPLAY_BOARDINFO 1
41
Jean-Christophe PLAGNIOL-VILLARD930590f2009-01-31 09:10:48 +010042#define CONFIG_IXP_SERIAL
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020043#define CONFIG_SYS_IXP425_CONSOLE IXP425_UART2
Michael Schwingenea99e8f2008-01-16 19:50:37 +010044#define CONFIG_BAUDRATE 115200
45#define CONFIG_BOOTDELAY 3
46#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
47
48/***************************************************************
49 * U-boot generic defines start here.
50 ***************************************************************/
51#undef CONFIG_USE_IRQ
52
53/*
54 * Size of malloc() pool
55 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020056#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
Michael Schwingenea99e8f2008-01-16 19:50:37 +010057
58/* allow to overwrite serial and ethaddr */
59#define CONFIG_ENV_OVERWRITE
60
61/* Command line configuration. */
62#include <config_cmd_default.h>
63
64#define CONFIG_CMD_ELF
65#undef CONFIG_CMD_PCI
66#undef CONFIG_PCI
67
68#define CONFIG_BOOTCOMMAND "run boot_flash"
69/* enable passing of ATAGs */
70#define CONFIG_CMDLINE_TAG 1
71#define CONFIG_SETUP_MEMORY_TAGS 1
72#define CONFIG_INITRD_TAG 1
73#define CONFIG_REVISION_TAG 1
74
75#if defined(CONFIG_CMD_KGDB)
76# define CONFIG_KGDB_BAUDRATE 230400
77/* which serial port to use */
78# define CONFIG_KGDB_SER_INDEX 1
79#endif
80
81/* Miscellaneous configurable options */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020082#define CONFIG_SYS_LONGHELP
83#define CONFIG_SYS_PROMPT "=> "
Michael Schwingenea99e8f2008-01-16 19:50:37 +010084/* Console I/O Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020085#define CONFIG_SYS_CBSIZE 256
Michael Schwingenea99e8f2008-01-16 19:50:37 +010086/* Print Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020087#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
Michael Schwingenea99e8f2008-01-16 19:50:37 +010088/* max number of command args */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020089#define CONFIG_SYS_MAXARGS 16
Michael Schwingenea99e8f2008-01-16 19:50:37 +010090/* Boot Argument Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020091#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
Michael Schwingenea99e8f2008-01-16 19:50:37 +010092
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020093#define CONFIG_SYS_MEMTEST_START 0x00400000
94#define CONFIG_SYS_MEMTEST_END 0x00800000
Michael Schwingenea99e8f2008-01-16 19:50:37 +010095
Michael Schwingenea99e8f2008-01-16 19:50:37 +010096/* spec says 66.666 MHz, but it appears to be 33 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020097#define CONFIG_SYS_HZ 3333333
Michael Schwingenea99e8f2008-01-16 19:50:37 +010098
99/* default load address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200100#define CONFIG_SYS_LOAD_ADDR 0x00010000
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100101
102/* valid baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200103#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, \
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100104 115200, 230400 }
105#define CONFIG_SERIAL_RTS_ACTIVE 1
106
107/*
108 * Stack sizes
109 * The stack sizes are set up in start.S using the settings below
110 */
111#define CONFIG_STACKSIZE (128*1024) /* regular stack */
112#ifdef CONFIG_USE_IRQ
113# define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
114# define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
115#endif
116
117/* Expansion bus settings */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200118#define CONFIG_SYS_EXP_CS0 0xbd113842
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100119
120/* SDRAM settings */
121#define CONFIG_NR_DRAM_BANKS 1
122#define PHYS_SDRAM_1 0x00000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200123#define CONFIG_SYS_DRAM_BASE 0x00000000
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100124
125#if CONFIG_ACTUX1_32MB
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200126# define CONFIG_SYS_SDR_CONFIG 0x18
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100127# define PHYS_SDRAM_1_SIZE 0x02000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200128# define CONFIG_SYS_SDRAM_REFRESH_CNT 0x81a
129# define CONFIG_SYS_SDR_MODE_CONFIG 0x1
130# define CONFIG_SYS_DRAM_SIZE 0x02000000
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100131#else /* 16MB SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200132# define CONFIG_SYS_SDR_CONFIG 0x3A
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100133# define PHYS_SDRAM_1_SIZE 0x01000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200134# define CONFIG_SYS_SDRAM_REFRESH_CNT 0x81a
135# define CONFIG_SYS_SDR_MODE_CONFIG 0x1
136# define CONFIG_SYS_DRAM_SIZE 0x01000000
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100137#endif
138
139/* FLASH organization */
140#if CONFIG_ACTUX1_FLASH2X2
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200141# define CONFIG_SYS_MAX_FLASH_BANKS 2
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100142/* max number of sectors on one chip */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143# define CONFIG_SYS_MAX_FLASH_SECT 40
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100144# define PHYS_FLASH_1 0x50000000
145# define PHYS_FLASH_2 0x50200000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200146# define CONFIG_SYS_FLASH_BANKS_LIST { PHYS_FLASH_1, PHYS_FLASH_2 }
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100147#endif
148#if CONFIG_ACTUX1_FLASH1X8
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200149# define CONFIG_SYS_MAX_FLASH_BANKS 1
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100150/* max number of sectors on one chip */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200151# define CONFIG_SYS_MAX_FLASH_SECT 140
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100152# define PHYS_FLASH_1 0x50000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200153# define CONFIG_SYS_FLASH_BANKS_LIST { PHYS_FLASH_1 }
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100154#endif
155
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200156#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
157#define CONFIG_SYS_MONITOR_BASE PHYS_FLASH_1
158#define CONFIG_SYS_MONITOR_LEN (256 << 10)
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100159
160/* Use common CFI driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200161#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200162#define CONFIG_FLASH_CFI_DRIVER
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100163/* no byte writes on IXP4xx */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200164#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100165/* print 'E' for empty sector on flinfo */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200166#define CONFIG_SYS_FLASH_EMPTY_INFO
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100167
168/* Ethernet */
169
170/* include IXP4xx NPE support */
171#define CONFIG_IXP4XX_NPE 1
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100172#define CONFIG_NET_MULTI 1
173/* NPE0 PHY address */
174#define CONFIG_PHY_ADDR 0
175/* MII PHY management */
176#define CONFIG_MII 1
177/* Number of ethernet rx buffers & descriptors */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200178#define CONFIG_SYS_RX_ETH_BUFFER 16
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100179#define CONFIG_RESET_PHY_R 1
180
181#define CONFIG_CMD_DHCP
182#define CONFIG_CMD_NET
183#define CONFIG_CMD_MII
184#define CONFIG_CMD_PING
185#undef CONFIG_CMD_NFS
186
187/* BOOTP options */
188#define CONFIG_BOOTP_BOOTFILESIZE
189#define CONFIG_BOOTP_BOOTPATH
190#define CONFIG_BOOTP_GATEWAY
191#define CONFIG_BOOTP_HOSTNAME
192
193/* Cache Configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200194#define CONFIG_SYS_CACHELINE_SIZE 32
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100195
196/*
197 * environment organization:
198 * one flash sector, embedded in uboot area (bottom bootblock flash)
199 */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200200#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200201#define CONFIG_ENV_SIZE 0x2000
202#define CONFIG_ENV_ADDR (PHYS_FLASH_1 + 0x4000)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200203#define CONFIG_SYS_USE_PPCENV 1
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100204
205#define CONFIG_EXTRA_ENV_SETTINGS \
Jean-Christophe PLAGNIOL-VILLARDb4e2f892009-01-31 09:53:39 +0100206 "npe_ucode=50040000\0" \
Michael Schwingenea99e8f2008-01-16 19:50:37 +0100207 "mtd=IXP4XX-Flash.0:256k(uboot),64k(ucode),1152k(linux),-(root)\0" \
208 "kerneladdr=50050000\0" \
209 "rootaddr=50170000\0" \
210 "loadaddr=10000\0" \
211 "updateboot_ser=mw.b 10000 ff 40000;" \
212 " loady ${loadaddr};" \
213 " run eraseboot writeboot\0" \
214 "updateboot_net=mw.b 10000 ff 40000;" \
215 " tftp ${loadaddr} u-boot.bin;" \
216 " run eraseboot writeboot\0" \
217 "eraseboot=protect off 50000000 50003fff;" \
218 " protect off 50006000 5003ffff;" \
219 " erase 50000000 50003fff;" \
220 " erase 50006000 5003ffff\0" \
221 "writeboot=cp.b 10000 50000000 4000;" \
222 " cp.b 16000 50006000 3a000\0" \
223 "eraseenv=protect off 50004000 50005fff;" \
224 " erase 50004000 50005fff\0" \
225 "updateroot=tftp ${loadaddr} ${rootfile};" \
226 " era ${rootaddr} +${filesize};" \
227 " cp.b ${loadaddr} ${rootaddr} ${filesize}\0" \
228 "updatekern=tftp ${loadaddr} ${kernelfile};" \
229 " era ${kerneladdr} +${filesize};" \
230 " cp.b ${loadaddr} ${kerneladdr} ${filesize}\0" \
231 "flashargs=setenv bootargs mtdparts=${mtd} root=/dev/mtdblock3" \
232 " rootfstype=squashfs,jffs2 init=/etc/preinit\0" \
233 "netargs=setenv bootargs mtdparts=${mtd} root=/dev/mtdblock3" \
234 " rootfstype=squashfs,jffs2 init=/etc/preinit\0" \
235 "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0" \
236 "addeth=setenv bootargs ${bootargs} ethaddr=${ethaddr}\0" \
237 "boot_flash=run flashargs addtty addeth;" \
238 " bootm ${kerneladdr}\0" \
239 "boot_net=run netargs addtty addeth;" \
240 " tftpboot ${loadaddr} ${kernelfile};" \
241 " bootm\0"
242
243#endif /* __CONFIG_H */