blob: 97a4c7485189bbb5877681268f70ea8b6cadadcb [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Thomas Chouc8a7ba92015-10-09 13:46:34 +08002/*
3 * Copyright (C) 2015 Thomas Chou <thomas@wytron.com.tw>
Thomas Chouc8a7ba92015-10-09 13:46:34 +08004 */
5
6#include <common.h>
7#include <dm.h>
Mugunthan V Nc8336972016-01-16 21:33:58 +05308#include <dm/lists.h>
9#include <dm/device-internal.h>
Philipp Tomsichb61e8b02017-09-11 22:04:10 +020010#include <dm/root.h>
Zakharov Vlada5acafb2016-12-09 17:18:32 +030011#include <clk.h>
Thomas Chouc8a7ba92015-10-09 13:46:34 +080012#include <errno.h>
13#include <timer.h>
14
Bin Meng579eb5a2015-11-13 00:11:15 -080015DECLARE_GLOBAL_DATA_PTR;
16
Thomas Chouc8a7ba92015-10-09 13:46:34 +080017/*
Bin Meng435ae762015-11-13 00:11:14 -080018 * Implement a timer uclass to work with lib/time.c. The timer is usually
Bin Meng9ca07eb2015-11-24 13:31:17 -070019 * a 32/64 bits free-running up counter. The get_rate() method is used to get
Thomas Chouc8a7ba92015-10-09 13:46:34 +080020 * the input clock frequency of the timer. The get_count() method is used
Bin Meng9ca07eb2015-11-24 13:31:17 -070021 * to get the current 64 bits count value. If the hardware is counting down,
Thomas Chouc8a7ba92015-10-09 13:46:34 +080022 * the value should be inversed inside the method. There may be no real
23 * tick, and no timer interrupt.
24 */
25
Simon Glass4f051822016-02-24 09:14:48 -070026int notrace timer_get_count(struct udevice *dev, u64 *count)
Thomas Chouc8a7ba92015-10-09 13:46:34 +080027{
28 const struct timer_ops *ops = device_get_ops(dev);
29
30 if (!ops->get_count)
31 return -ENOSYS;
32
33 return ops->get_count(dev, count);
34}
35
Simon Glass4f051822016-02-24 09:14:48 -070036unsigned long notrace timer_get_rate(struct udevice *dev)
Thomas Chouc8a7ba92015-10-09 13:46:34 +080037{
Simon Glass4f051822016-02-24 09:14:48 -070038 struct timer_dev_priv *uc_priv = dev->uclass_priv;
Thomas Chouc8a7ba92015-10-09 13:46:34 +080039
40 return uc_priv->clock_rate;
41}
42
Bin Meng579eb5a2015-11-13 00:11:15 -080043static int timer_pre_probe(struct udevice *dev)
44{
Philipp Tomsichb1a16002017-07-28 17:19:58 +020045#if !CONFIG_IS_ENABLED(OF_PLATDATA)
Bin Meng579eb5a2015-11-13 00:11:15 -080046 struct timer_dev_priv *uc_priv = dev_get_uclass_priv(dev);
Zakharov Vlada5acafb2016-12-09 17:18:32 +030047 struct clk timer_clk;
48 int err;
49 ulong ret;
Bin Meng579eb5a2015-11-13 00:11:15 -080050
Bin Meng7efb4a62019-07-05 09:23:15 -070051 /* It is possible that a timer device has a null ofnode */
52 if (!dev_of_valid(dev))
53 return 0;
54
Zakharov Vlada5acafb2016-12-09 17:18:32 +030055 err = clk_get_by_index(dev, 0, &timer_clk);
56 if (!err) {
57 ret = clk_get_rate(&timer_clk);
58 if (IS_ERR_VALUE(ret))
59 return ret;
60 uc_priv->clock_rate = ret;
Philipp Tomsichb61e8b02017-09-11 22:04:10 +020061 } else {
62 uc_priv->clock_rate =
63 dev_read_u32_default(dev, "clock-frequency", 0);
64 }
Philipp Tomsichb1a16002017-07-28 17:19:58 +020065#endif
Bin Meng579eb5a2015-11-13 00:11:15 -080066
67 return 0;
68}
69
Stephen Warren0a7edce2016-01-06 10:33:03 -070070static int timer_post_probe(struct udevice *dev)
71{
72 struct timer_dev_priv *uc_priv = dev_get_uclass_priv(dev);
73
74 if (!uc_priv->clock_rate)
75 return -EINVAL;
76
77 return 0;
78}
79
Bin Meng9ca07eb2015-11-24 13:31:17 -070080u64 timer_conv_64(u32 count)
81{
82 /* increment tbh if tbl has rolled over */
83 if (count < gd->timebase_l)
84 gd->timebase_h++;
85 gd->timebase_l = count;
86 return ((u64)gd->timebase_h << 32) | gd->timebase_l;
87}
88
Mugunthan V Nc8336972016-01-16 21:33:58 +053089int notrace dm_timer_init(void)
90{
Mugunthan V Nc8336972016-01-16 21:33:58 +053091 struct udevice *dev = NULL;
Philipp Tomsichb61e8b02017-09-11 22:04:10 +020092 __maybe_unused ofnode node;
Mugunthan V Nc8336972016-01-16 21:33:58 +053093 int ret;
94
95 if (gd->timer)
96 return 0;
97
Philipp Tomsichaf823152017-09-11 22:04:11 +020098 /*
99 * Directly access gd->dm_root to suppress error messages, if the
100 * virtual root driver does not yet exist.
101 */
102 if (gd->dm_root == NULL)
103 return -EAGAIN;
104
Philipp Tomsichb1a16002017-07-28 17:19:58 +0200105#if !CONFIG_IS_ENABLED(OF_PLATDATA)
Mugunthan V Nc8336972016-01-16 21:33:58 +0530106 /* Check for a chosen timer to be used for tick */
Philipp Tomsichb61e8b02017-09-11 22:04:10 +0200107 node = ofnode_get_chosen_node("tick-timer");
108
109 if (ofnode_valid(node) &&
110 uclass_get_device_by_ofnode(UCLASS_TIMER, node, &dev)) {
111 /*
112 * If the timer is not marked to be bound before
113 * relocation, bind it anyway.
114 */
Bin Meng8d773c42018-10-10 22:06:58 -0700115 if (!lists_bind_fdt(dm_root(), node, &dev, false)) {
Philipp Tomsichb61e8b02017-09-11 22:04:10 +0200116 ret = device_probe(dev);
117 if (ret)
118 return ret;
119 }
120 }
Philipp Tomsichb1a16002017-07-28 17:19:58 +0200121#endif
Philipp Tomsichb61e8b02017-09-11 22:04:10 +0200122
123 if (!dev) {
124 /* Fall back to the first available timer */
Simon Glass3f603cb2016-02-11 13:23:26 -0700125 ret = uclass_first_device_err(UCLASS_TIMER, &dev);
Mugunthan V Nc8336972016-01-16 21:33:58 +0530126 if (ret)
127 return ret;
Mugunthan V Nc8336972016-01-16 21:33:58 +0530128 }
129
130 if (dev) {
131 gd->timer = dev;
132 return 0;
133 }
134
135 return -ENODEV;
136}
137
Thomas Chouc8a7ba92015-10-09 13:46:34 +0800138UCLASS_DRIVER(timer) = {
139 .id = UCLASS_TIMER,
140 .name = "timer",
Bin Meng579eb5a2015-11-13 00:11:15 -0800141 .pre_probe = timer_pre_probe,
Mugunthan V Na5d80112015-12-24 16:08:06 +0530142 .flags = DM_UC_FLAG_SEQ_ALIAS,
Stephen Warren0a7edce2016-01-06 10:33:03 -0700143 .post_probe = timer_post_probe,
Thomas Chouc8a7ba92015-10-09 13:46:34 +0800144 .per_device_auto_alloc_size = sizeof(struct timer_dev_priv),
145};