blob: fdcca232b61c2640d77f74eeadf40945e93cf4db [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Masahiro Yamada650aedb2016-03-18 16:41:51 +09002/*
3 * UniPhier SC (System Control) block registers for ARMv8 SoCs
4 *
Masahiro Yamada682e09f2016-09-17 03:33:11 +09005 * Copyright (C) 2016 Socionext Inc.
6 * Author: Masahiro Yamada <yamada.masahiro@socionext.com>
Masahiro Yamada650aedb2016-03-18 16:41:51 +09007 */
8
9#ifndef SC64_REGS_H
10#define SC64_REGS_H
11
Masahiro Yamada739ba412019-07-10 20:07:41 +090012#ifndef __ASSEMBLY__
13#include <linux/compiler.h>
Masahiro Yamada34ded872019-07-10 20:07:42 +090014extern void __iomem *sc_base;
Masahiro Yamada739ba412019-07-10 20:07:41 +090015#endif
Masahiro Yamada650aedb2016-03-18 16:41:51 +090016
Masahiro Yamada739ba412019-07-10 20:07:41 +090017#define SC_BASE 0x61840000
Masahiro Yamada650aedb2016-03-18 16:41:51 +090018
Masahiro Yamada739ba412019-07-10 20:07:41 +090019#define SC_RSTCTRL 0x2000
20#define SC_RSTCTRL3 0x2008
21#define SC_RSTCTRL4 0x200c
22#define SC_RSTCTRL5 0x2010
23#define SC_RSTCTRL6 0x2014
24#define SC_RSTCTRL7 0x2018
Masahiro Yamada650aedb2016-03-18 16:41:51 +090025
Masahiro Yamada739ba412019-07-10 20:07:41 +090026#define SC_CLKCTRL 0x2100
27#define SC_CLKCTRL3 0x2108
28#define SC_CLKCTRL4 0x210c
29#define SC_CLKCTRL5 0x2110
30#define SC_CLKCTRL6 0x2114
31#define SC_CLKCTRL7 0x2118
32
33#define SC_CA72_GEARST 0x8000
34#define SC_CA72_GEARSET 0x8004
35#define SC_CA72_GEARUPD 0x8008
36#define SC_CA53_GEARST 0x8080
37#define SC_CA53_GEARSET 0x8084
38#define SC_CA53_GEARUPD 0x8088
Masahiro Yamadac72f4d42016-09-22 07:42:19 +090039#define SC_CA_GEARUPD (1 << 0)
40
Masahiro Yamada650aedb2016-03-18 16:41:51 +090041#endif /* SC64_REGS_H */