blob: fe852bbd92ae3c9884ac6695eb16a4526c2b9825 [file] [log] [blame]
Sean Andersonf9c7d4f2020-06-24 06:41:11 -04001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright (C) 2019-20 Sean Anderson <seanga2@gmail.com>
4 */
5
6#ifndef CLOCK_K210_SYSCTL_H
7#define CLOCK_K210_SYSCTL_H
8
9/*
10 * Arbitrary identifiers for clocks.
11 */
12#define K210_CLK_NONE 0
13#define K210_CLK_IN0_H 1
14#define K210_CLK_PLL0_H 2
15#define K210_CLK_PLL0 3
16#define K210_CLK_PLL1 4
17#define K210_CLK_PLL2 5
18#define K210_CLK_PLL2_H 6
19#define K210_CLK_CPU 7
20#define K210_CLK_SRAM0 8
21#define K210_CLK_SRAM1 9
22#define K210_CLK_APB0 10
23#define K210_CLK_APB1 11
24#define K210_CLK_APB2 12
25#define K210_CLK_ROM 13
26#define K210_CLK_DMA 14
27#define K210_CLK_AI 15
28#define K210_CLK_DVP 16
29#define K210_CLK_FFT 17
30#define K210_CLK_GPIO 18
31#define K210_CLK_SPI0 19
32#define K210_CLK_SPI1 20
33#define K210_CLK_SPI2 21
34#define K210_CLK_SPI3 22
35#define K210_CLK_I2S0 23
36#define K210_CLK_I2S1 24
37#define K210_CLK_I2S2 25
38#define K210_CLK_I2S0_M 26
39#define K210_CLK_I2S1_M 27
40#define K210_CLK_I2S2_M 28
41#define K210_CLK_I2C0 29
42#define K210_CLK_I2C1 30
43#define K210_CLK_I2C2 31
44#define K210_CLK_UART1 32
45#define K210_CLK_UART2 33
46#define K210_CLK_UART3 34
47#define K210_CLK_AES 35
48#define K210_CLK_FPIOA 36
49#define K210_CLK_TIMER0 37
50#define K210_CLK_TIMER1 38
51#define K210_CLK_TIMER2 39
52#define K210_CLK_WDT0 40
53#define K210_CLK_WDT1 41
54#define K210_CLK_SHA 42
55#define K210_CLK_OTP 43
56#define K210_CLK_RTC 44
57#define K210_CLK_ACLK 45
Sean Andersona952c3a2020-09-28 10:52:27 -040058#define K210_CLK_CLINT 46
Sean Andersonf9c7d4f2020-06-24 06:41:11 -040059
60#endif /* CLOCK_K210_SYSCTL_H */