blob: aee0bd6d93da135fb1dba03789a90e0d0219a5ba [file] [log] [blame]
wdenkaffae2b2002-08-17 09:36:01 +00001/*
2 * Support for indirect PCI bridges.
3 *
4 * Copyright (C) 1998 Gabriel Paubert.
5 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
wdenkaffae2b2002-08-17 09:36:01 +00007 */
8
9#include <common.h>
10
Michael Schwingen29161f42011-05-23 00:00:12 +020011#if !defined(__I386__)
wdenkaffae2b2002-08-17 09:36:01 +000012
13#include <asm/processor.h>
14#include <asm/io.h>
15#include <pci.h>
16
17#define cfg_read(val, addr, type, op) *val = op((type)(addr))
18#define cfg_write(val, addr, type, op) op((type *)(addr), (val))
19
wdenk5d232d02003-05-22 22:52:13 +000020#if defined(CONFIG_MPC8260)
wdenk4d75a502003-03-25 16:50:56 +000021#define INDIRECT_PCI_OP(rw, size, type, op, mask) \
22static int \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020023indirect_##rw##_config_##size(struct pci_controller *hose, \
wdenk4d75a502003-03-25 16:50:56 +000024 pci_dev_t dev, int offset, type val) \
25{ \
Kumar Galadffb70f2006-01-12 15:30:24 -060026 u32 b, d,f; \
27 b = PCI_BUS(dev); d = PCI_DEV(dev); f = PCI_FUNC(dev); \
28 b = b - hose->first_busno; \
29 dev = PCI_BDF(b, d, f); \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020030 out_le32(hose->cfg_addr, dev | (offset & 0xfc) | 0x80000000); \
wdenk4d75a502003-03-25 16:50:56 +000031 sync(); \
32 cfg_##rw(val, hose->cfg_data + (offset & mask), type, op); \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020033 return 0; \
wdenk4d75a502003-03-25 16:50:56 +000034}
Ed Swarthout571f49f2007-07-11 14:52:01 -050035#elif defined(CONFIG_E500) || defined(CONFIG_MPC86xx)
wdenk42d1f032003-10-15 23:53:47 +000036#define INDIRECT_PCI_OP(rw, size, type, op, mask) \
37static int \
38indirect_##rw##_config_##size(struct pci_controller *hose, \
39 pci_dev_t dev, int offset, type val) \
40{ \
Kumar Galadffb70f2006-01-12 15:30:24 -060041 u32 b, d,f; \
42 b = PCI_BUS(dev); d = PCI_DEV(dev); f = PCI_FUNC(dev); \
43 b = b - hose->first_busno; \
44 dev = PCI_BDF(b, d, f); \
Ed Swarthout571f49f2007-07-11 14:52:01 -050045 *(hose->cfg_addr) = dev | (offset & 0xfc) | ((offset & 0xf00) << 16) | 0x80000000; \
wdenk42d1f032003-10-15 23:53:47 +000046 sync(); \
47 cfg_##rw(val, hose->cfg_data + (offset & mask), type, op); \
48 return 0; \
49}
Felix Radensky97c9f292010-01-23 01:35:24 +020050#elif defined(CONFIG_440GX) || defined(CONFIG_440GP) || defined(CONFIG_440SP) || \
51 defined(CONFIG_440SPE) || defined(CONFIG_460EX) || defined(CONFIG_460GT)
wdenk3c74e322004-02-22 23:46:08 +000052#define INDIRECT_PCI_OP(rw, size, type, op, mask) \
53static int \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020054indirect_##rw##_config_##size(struct pci_controller *hose, \
wdenk3c74e322004-02-22 23:46:08 +000055 pci_dev_t dev, int offset, type val) \
56{ \
Kumar Galadffb70f2006-01-12 15:30:24 -060057 u32 b, d,f; \
58 b = PCI_BUS(dev); d = PCI_DEV(dev); f = PCI_FUNC(dev); \
59 b = b - hose->first_busno; \
60 dev = PCI_BDF(b, d, f); \
wdenk3c74e322004-02-22 23:46:08 +000061 if (PCI_BUS(dev) > 0) \
62 out_le32(hose->cfg_addr, dev | (offset & 0xfc) | 0x80000001); \
63 else \
64 out_le32(hose->cfg_addr, dev | (offset & 0xfc) | 0x80000000); \
65 cfg_##rw(val, hose->cfg_data + (offset & mask), type, op); \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020066 return 0; \
wdenk3c74e322004-02-22 23:46:08 +000067}
wdenk4d75a502003-03-25 16:50:56 +000068#else
wdenkaffae2b2002-08-17 09:36:01 +000069#define INDIRECT_PCI_OP(rw, size, type, op, mask) \
70static int \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020071indirect_##rw##_config_##size(struct pci_controller *hose, \
wdenkaffae2b2002-08-17 09:36:01 +000072 pci_dev_t dev, int offset, type val) \
73{ \
Kumar Galadffb70f2006-01-12 15:30:24 -060074 u32 b, d,f; \
75 b = PCI_BUS(dev); d = PCI_DEV(dev); f = PCI_FUNC(dev); \
76 b = b - hose->first_busno; \
77 dev = PCI_BDF(b, d, f); \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020078 out_le32(hose->cfg_addr, dev | (offset & 0xfc) | 0x80000000); \
wdenkaffae2b2002-08-17 09:36:01 +000079 cfg_##rw(val, hose->cfg_data + (offset & mask), type, op); \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020080 return 0; \
wdenkaffae2b2002-08-17 09:36:01 +000081}
wdenk4d75a502003-03-25 16:50:56 +000082#endif
wdenkaffae2b2002-08-17 09:36:01 +000083
84#define INDIRECT_PCI_OP_ERRATA6(rw, size, type, op, mask) \
85static int \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020086indirect_##rw##_config_##size(struct pci_controller *hose, \
wdenkaffae2b2002-08-17 09:36:01 +000087 pci_dev_t dev, int offset, type val) \
88{ \
89 unsigned int msr = mfmsr(); \
90 mtmsr(msr & ~(MSR_EE | MSR_CE)); \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020091 out_le32(hose->cfg_addr, dev | (offset & 0xfc) | 0x80000000); \
wdenkaffae2b2002-08-17 09:36:01 +000092 cfg_##rw(val, hose->cfg_data + (offset & mask), type, op); \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020093 out_le32(hose->cfg_addr, 0x00000000); \
wdenkaffae2b2002-08-17 09:36:01 +000094 mtmsr(msr); \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020095 return 0; \
wdenkaffae2b2002-08-17 09:36:01 +000096}
97
98INDIRECT_PCI_OP(read, byte, u8 *, in_8, 3)
99INDIRECT_PCI_OP(read, word, u16 *, in_le16, 2)
100INDIRECT_PCI_OP(read, dword, u32 *, in_le32, 0)
101#ifdef CONFIG_405GP
102INDIRECT_PCI_OP_ERRATA6(write, byte, u8, out_8, 3)
103INDIRECT_PCI_OP_ERRATA6(write, word, u16, out_le16, 2)
104INDIRECT_PCI_OP_ERRATA6(write, dword, u32, out_le32, 0)
105#else
106INDIRECT_PCI_OP(write, byte, u8, out_8, 3)
107INDIRECT_PCI_OP(write, word, u16, out_le16, 2)
108INDIRECT_PCI_OP(write, dword, u32, out_le32, 0)
109#endif
110
111void pci_setup_indirect(struct pci_controller* hose, u32 cfg_addr, u32 cfg_data)
112{
113 pci_set_ops(hose,
114 indirect_read_config_byte,
115 indirect_read_config_word,
116 indirect_read_config_dword,
117 indirect_write_config_byte,
118 indirect_write_config_word,
119 indirect_write_config_dword);
120
121 hose->cfg_addr = (unsigned int *) cfg_addr;
122 hose->cfg_data = (unsigned char *) cfg_data;
123}
124
Michael Schwingen29161f42011-05-23 00:00:12 +0200125#endif /* !__I386__ */