blob: 8a6106d3a79fa663526e407668e252f95c3c98d4 [file] [log] [blame]
wdenka562e1b2005-01-09 18:21:42 +00001/*
2 * Configuation settings for the Sentec Cobra Board.
3 *
4 * (C) Copyright 2003 Josef Baumgartner <josef.baumgartner@telex.de>
5 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +02006 * SPDX-License-Identifier: GPL-2.0+
wdenka562e1b2005-01-09 18:21:42 +00007 */
8
9/* ---
10 * Version: U-boot 1.0.0 - initial release for Sentec COBRA5272 board
11 * Date: 2004-03-29
12 * Author: Florian Schlote
13 *
14 * For a description of configuration options please refer also to the
15 * general u-boot-1.x.x/README file
16 * ---
17 */
18
19/* ---
20 * board/config.h - configuration options, board specific
21 * ---
22 */
23
24#ifndef _CONFIG_COBRA5272_H
25#define _CONFIG_COBRA5272_H
26
27/* ---
wdenka562e1b2005-01-09 18:21:42 +000028 * Defines processor clock - important for correct timings concerning serial
29 * interface etc.
wdenka562e1b2005-01-09 18:21:42 +000030 * ---
31 */
32
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020033#define CONFIG_SYS_CLK 66000000
34#define CONFIG_SYS_SDRAM_SIZE 16 /* SDRAM size in MB */
wdenka562e1b2005-01-09 18:21:42 +000035
36/* ---
37 * Enable use of Ethernet
38 * ---
39 */
TsiChungLiew67064242007-08-15 19:41:06 -050040#define CONFIG_MCFFEC
wdenka562e1b2005-01-09 18:21:42 +000041
TsiChungLiew67064242007-08-15 19:41:06 -050042/* Enable Dma Timer */
43#define CONFIG_MCFTMR
wdenka562e1b2005-01-09 18:21:42 +000044
45/* ---
46 * Define baudrate for UART1 (console output, tftp, ...)
47 * default value of CONFIG_BAUDRATE for Sentec board: 19200 baud
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020048 * CONFIG_SYS_BAUDRATE_TABLE defines values that can be selected in u-boot command
wdenka562e1b2005-01-09 18:21:42 +000049 * interface
50 * ---
51 */
52
TsiChungLiew67064242007-08-15 19:41:06 -050053#define CONFIG_MCFUART
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020054#define CONFIG_SYS_UART_PORT (0)
wdenka562e1b2005-01-09 18:21:42 +000055#define CONFIG_BAUDRATE 19200
wdenka562e1b2005-01-09 18:21:42 +000056
57/* ---
58 * set "#if 0" to "#if 1" if (Hardware)-WATCHDOG should be enabled & change
59 * timeout acc. to your needs
60 * #define CONFIG_WATCHDOG_TIMEOUT x , x is timeout in milliseconds, e. g. 10000
61 * for 10 sec
62 * ---
63 */
64
65#if 0
66#define CONFIG_WATCHDOG
67#define CONFIG_WATCHDOG_TIMEOUT 10000 /* timeout in milliseconds */
68#endif
69
70/* ---
71 * CONFIG_MONITOR_IS_IN_RAM defines if u-boot is started from a different
72 * bootloader residing in flash ('chainloading'); if you want to use
73 * chainloading or want to compile a u-boot binary that can be loaded into
74 * RAM via BDM set
Wolfgang Denk53677ef2008-05-20 16:00:29 +020075 * "#if 0" to "#if 1"
wdenka562e1b2005-01-09 18:21:42 +000076 * You will need a first stage bootloader then, e. g. colilo or a working BDM
77 * cable (Background Debug Mode)
78 *
79 * Setting #if 0: u-boot will start from flash and relocate itself to RAM
80 *
Wolfgang Denk14d0a022010-10-07 21:51:12 +020081 * Please do not forget to modify the setting of CONFIG_SYS_TEXT_BASE
wdenka562e1b2005-01-09 18:21:42 +000082 * in board/cobra5272/config.mk accordingly (#if 0: 0xffe00000; #if 1: 0x20000)
83 *
84 * ---
85 */
86
87#if 0
88#define CONFIG_MONITOR_IS_IN_RAM /* monitor is started from a preloader */
89#endif
90
91/* ---
92 * Configuration for environment
93 * Environment is embedded in u-boot in the second sector of the flash
94 * ---
95 */
96
97#ifndef CONFIG_MONITOR_IS_IN_RAM
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +020098#define CONFIG_ENV_OFFSET 0x4000
99#define CONFIG_ENV_SECT_SIZE 0x2000
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200100#define CONFIG_ENV_IS_IN_FLASH 1
wdenka562e1b2005-01-09 18:21:42 +0000101#else
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200102#define CONFIG_ENV_ADDR 0xffe04000
103#define CONFIG_ENV_SECT_SIZE 0x2000
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200104#define CONFIG_ENV_IS_IN_FLASH 1
wdenka562e1b2005-01-09 18:21:42 +0000105#endif
106
angelo@sysam.it5296cb12015-03-29 22:54:16 +0200107#define LDS_BOARD_TEXT \
108 . = DEFINED(env_offset) ? env_offset : .; \
109 common/env_embedded.o (.text);
Jon Loeliger37e4f242007-07-04 22:31:56 -0500110
111/*
Jon Loeliger80ff4f92007-07-10 09:29:01 -0500112 * BOOTP options
113 */
114#define CONFIG_BOOTP_BOOTFILESIZE
115#define CONFIG_BOOTP_BOOTPATH
116#define CONFIG_BOOTP_GATEWAY
117#define CONFIG_BOOTP_HOSTNAME
118
119
120/*
Jon Loeliger37e4f242007-07-04 22:31:56 -0500121 * Command line configuration.
wdenka562e1b2005-01-09 18:21:42 +0000122 */
Jon Loeliger37e4f242007-07-04 22:31:56 -0500123#define CONFIG_CMD_PING
wdenka562e1b2005-01-09 18:21:42 +0000124
Jon Loeliger37e4f242007-07-04 22:31:56 -0500125#undef CONFIG_CMD_MII
126
TsiChungLiew67064242007-08-15 19:41:06 -0500127#ifdef CONFIG_MCFFEC
TsiChungLiew67064242007-08-15 19:41:06 -0500128# define CONFIG_MII 1
TsiChung Liew0f3ba7e2008-03-30 01:22:13 -0500129# define CONFIG_MII_INIT 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200130# define CONFIG_SYS_DISCOVER_PHY
131# define CONFIG_SYS_RX_ETH_BUFFER 8
132# define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
TsiChungLiew67064242007-08-15 19:41:06 -0500133
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200134# define CONFIG_SYS_FEC0_PINMUX 0
135# define CONFIG_SYS_FEC0_MIIBASE CONFIG_SYS_FEC0_IOBASE
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200136# define MCFFEC_TOUT_LOOP 50000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200137/* If CONFIG_SYS_DISCOVER_PHY is not defined - hardcoded */
138# ifndef CONFIG_SYS_DISCOVER_PHY
TsiChungLiew67064242007-08-15 19:41:06 -0500139# define FECDUPLEX FULL
140# define FECSPEED _100BASET
141# else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142# ifndef CONFIG_SYS_FAULT_ECHO_LINK_DOWN
143# define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
TsiChungLiew67064242007-08-15 19:41:06 -0500144# endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200145# endif /* CONFIG_SYS_DISCOVER_PHY */
TsiChungLiew67064242007-08-15 19:41:06 -0500146#endif
wdenka562e1b2005-01-09 18:21:42 +0000147
148/*
149 *-----------------------------------------------------------------------------
150 * Define user parameters that have to be customized most likely
151 *-----------------------------------------------------------------------------
152 */
153
154/*AUTOBOOT settings - booting images automatically by u-boot after power on*/
155
156#define CONFIG_BOOTDELAY 5 /* used for autoboot, delay in
157seconds u-boot will wait before starting defined (auto-)boot command, setting
158to -1 disables delay, setting to 0 will too prevent access to u-boot command
159interface: u-boot then has to reflashed */
160
161
162/* The following settings will be contained in the environment block ; if you
163want to use a neutral environment all those settings can be manually set in
164u-boot: 'set' command */
165
166#if 0
167
168#define CONFIG_BOOTCOMMAND "bootm 0xffe80000" /*Autoboto command, please
169enter a valid image address in flash */
170
171#define CONFIG_BOOTARGS " " /* default bootargs that are
172considered during boot */
173
174/* User network settings */
175
wdenka562e1b2005-01-09 18:21:42 +0000176#define CONFIG_IPADDR 192.168.100.2 /* default board IP address */
177#define CONFIG_SERVERIP 192.168.100.1 /* default tftp server IP address */
178
179#endif
180
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200181#define CONFIG_SYS_PROMPT "COBRA > " /* Layout of u-boot prompt*/
wdenka562e1b2005-01-09 18:21:42 +0000182
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183#define CONFIG_SYS_LOAD_ADDR 0x20000 /*Defines default RAM address
wdenka562e1b2005-01-09 18:21:42 +0000184from which user programs will be started */
185
186/*---*/
187
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200188#define CONFIG_SYS_LONGHELP /* undef to save memory */
wdenka562e1b2005-01-09 18:21:42 +0000189
Jon Loeliger37e4f242007-07-04 22:31:56 -0500190#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200191#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenka562e1b2005-01-09 18:21:42 +0000192#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200193#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenka562e1b2005-01-09 18:21:42 +0000194#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200195#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
196#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
197#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenka562e1b2005-01-09 18:21:42 +0000198
199/*
200 *-----------------------------------------------------------------------------
201 * End of user parameters to be customized
202 *-----------------------------------------------------------------------------
203 */
204
205/* ---
206 * Defines memory range for test
207 * ---
208 */
209
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200210#define CONFIG_SYS_MEMTEST_START 0x400
211#define CONFIG_SYS_MEMTEST_END 0x380000
wdenka562e1b2005-01-09 18:21:42 +0000212
213/* ---
214 * Low Level Configuration Settings
215 * (address mappings, register initial values, etc.)
216 * You should know what you are doing if you make changes here.
217 * ---
218 */
219
220/* ---
221 * Base register address
222 * ---
223 */
224
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200225#define CONFIG_SYS_MBAR 0x10000000 /* Register Base Addrs */
wdenka562e1b2005-01-09 18:21:42 +0000226
227/* ---
228 * System Conf. Reg. & System Protection Reg.
229 * ---
230 */
231
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200232#define CONFIG_SYS_SCR 0x0003
233#define CONFIG_SYS_SPR 0xffff
wdenka562e1b2005-01-09 18:21:42 +0000234
235/* ---
236 * Ethernet settings
237 * ---
238 */
239
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200240#define CONFIG_SYS_DISCOVER_PHY
241#define CONFIG_SYS_ENET_BD_BASE 0x780000
wdenka562e1b2005-01-09 18:21:42 +0000242
243/*-----------------------------------------------------------------------
244 * Definitions for initial stack pointer and data area (in internal SRAM)
245 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200246#define CONFIG_SYS_INIT_RAM_ADDR 0x20000000
Wolfgang Denk553f0982010-10-26 13:32:32 +0200247#define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in internal SRAM */
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200248#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200249#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenka562e1b2005-01-09 18:21:42 +0000250
251/*-----------------------------------------------------------------------
252 * Start addresses for the final memory configuration
253 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200254 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenka562e1b2005-01-09 18:21:42 +0000255 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200256#define CONFIG_SYS_SDRAM_BASE 0x00000000
wdenka562e1b2005-01-09 18:21:42 +0000257
258/*
259 *-------------------------------------------------------------------------
260 * RAM SIZE (is defined above)
261 *-----------------------------------------------------------------------
262 */
263
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200264/* #define CONFIG_SYS_SDRAM_SIZE 16 */
wdenka562e1b2005-01-09 18:21:42 +0000265
266/*
267 *-----------------------------------------------------------------------
268 */
269
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200270#define CONFIG_SYS_FLASH_BASE 0xffe00000
wdenka562e1b2005-01-09 18:21:42 +0000271
272#ifdef CONFIG_MONITOR_IS_IN_RAM
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200273#define CONFIG_SYS_MONITOR_BASE 0x20000
wdenka562e1b2005-01-09 18:21:42 +0000274#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200275#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400)
wdenka562e1b2005-01-09 18:21:42 +0000276#endif
277
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200278#define CONFIG_SYS_MONITOR_LEN 0x20000
279#define CONFIG_SYS_MALLOC_LEN (256 << 10)
280#define CONFIG_SYS_BOOTPARAMS_LEN 64*1024
wdenka562e1b2005-01-09 18:21:42 +0000281
282/*
283 * For booting Linux, the board info and command line data
284 * have to be in the first 8 MB of memory, since this is
285 * the maximum mapped by the Linux kernel during initialization ??
286 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200287#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenka562e1b2005-01-09 18:21:42 +0000288
289/*-----------------------------------------------------------------------
290 * FLASH organization
291 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200292#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
293#define CONFIG_SYS_MAX_FLASH_SECT 11 /* max number of sectors on one chip */
294#define CONFIG_SYS_FLASH_ERASE_TOUT 1000 /* flash timeout */
wdenka562e1b2005-01-09 18:21:42 +0000295
296/*-----------------------------------------------------------------------
297 * Cache Configuration
298 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200299#define CONFIG_SYS_CACHELINE_SIZE 16
wdenka562e1b2005-01-09 18:21:42 +0000300
TsiChung Liewdd9f0542010-03-11 22:12:53 -0600301#define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
Wolfgang Denk553f0982010-10-26 13:32:32 +0200302 CONFIG_SYS_INIT_RAM_SIZE - 8)
TsiChung Liewdd9f0542010-03-11 22:12:53 -0600303#define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
Wolfgang Denk553f0982010-10-26 13:32:32 +0200304 CONFIG_SYS_INIT_RAM_SIZE - 4)
TsiChung Liewdd9f0542010-03-11 22:12:53 -0600305#define CONFIG_SYS_ICACHE_INV (CF_CACR_CINV | CF_CACR_INVI)
306#define CONFIG_SYS_CACHE_ACR0 (CONFIG_SYS_SDRAM_BASE | \
307 CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \
308 CF_ACR_EN | CF_ACR_SM_ALL)
309#define CONFIG_SYS_CACHE_ICACR (CF_CACR_CENB | CF_CACR_CINV | \
310 CF_CACR_DISD | CF_CACR_INVI | \
311 CF_CACR_CEIB | CF_CACR_DCM | \
312 CF_CACR_EUSP)
313
wdenka562e1b2005-01-09 18:21:42 +0000314/*-----------------------------------------------------------------------
315 * Memory bank definitions
316 *
317 * Please refer also to Motorola Coldfire user manual - Chapter XXX
318 * <http://e-www.motorola.com/files/dsp/doc/ref_manual/MCF5272UM.pdf>
319 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200320#define CONFIG_SYS_BR0_PRELIM 0xFFE00201
321#define CONFIG_SYS_OR0_PRELIM 0xFFE00014
wdenka562e1b2005-01-09 18:21:42 +0000322
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200323#define CONFIG_SYS_BR1_PRELIM 0
324#define CONFIG_SYS_OR1_PRELIM 0
wdenka562e1b2005-01-09 18:21:42 +0000325
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200326#define CONFIG_SYS_BR2_PRELIM 0
327#define CONFIG_SYS_OR2_PRELIM 0
wdenka562e1b2005-01-09 18:21:42 +0000328
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200329#define CONFIG_SYS_BR3_PRELIM 0
330#define CONFIG_SYS_OR3_PRELIM 0
wdenka562e1b2005-01-09 18:21:42 +0000331
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200332#define CONFIG_SYS_BR4_PRELIM 0
333#define CONFIG_SYS_OR4_PRELIM 0
wdenka562e1b2005-01-09 18:21:42 +0000334
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200335#define CONFIG_SYS_BR5_PRELIM 0
336#define CONFIG_SYS_OR5_PRELIM 0
wdenka562e1b2005-01-09 18:21:42 +0000337
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200338#define CONFIG_SYS_BR6_PRELIM 0
339#define CONFIG_SYS_OR6_PRELIM 0
wdenka562e1b2005-01-09 18:21:42 +0000340
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200341#define CONFIG_SYS_BR7_PRELIM 0x00000701
342#define CONFIG_SYS_OR7_PRELIM 0xFF00007C
wdenka562e1b2005-01-09 18:21:42 +0000343
344/*-----------------------------------------------------------------------
345 * LED config
346 */
347#define LED_STAT_0 0xffff /*all LEDs off*/
348#define LED_STAT_1 0xfffe
349#define LED_STAT_2 0xfffd
350#define LED_STAT_3 0xfffb
351#define LED_STAT_4 0xfff7
352#define LED_STAT_5 0xffef
353#define LED_STAT_6 0xffdf
354#define LED_STAT_7 0xff00 /*all LEDs on*/
355
356/*-----------------------------------------------------------------------
357 * Port configuration (GPIO)
358 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200359#define CONFIG_SYS_PACNT 0x00000000 /* PortA control reg.: All pins are external
wdenka562e1b2005-01-09 18:21:42 +0000360GPIO*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200361#define CONFIG_SYS_PADDR 0x00FF /* PortA direction reg.: PA7 to PA0 are outputs
wdenka562e1b2005-01-09 18:21:42 +0000362(1^=output, 0^=input) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200363#define CONFIG_SYS_PADAT LED_STAT_0 /* PortA value reg.: Turn all LED off */
364#define CONFIG_SYS_PBCNT 0x55554155 /* PortB control reg.: Ethernet/UART
wdenka562e1b2005-01-09 18:21:42 +0000365configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200366#define CONFIG_SYS_PBDDR 0x0000 /* PortB direction: All pins configured as inputs */
367#define CONFIG_SYS_PBDAT 0x0000 /* PortB value reg. */
368#define CONFIG_SYS_PDCNT 0x00000000 /* PortD control reg. */
wdenka562e1b2005-01-09 18:21:42 +0000369
370#endif /* _CONFIG_COBRA5272_H */