blob: 5c2f975ba7f0acaa3fbd1b4bab66e75e1b71fcff [file] [log] [blame]
Giulio Benetti8d9c0762020-01-10 15:51:48 +01001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright (C) 2019
4 * Author(s): Giulio Benetti <giulio.benetti@benettiengineering.com>
5 */
6
7#ifndef __IMXRT1050_EVK_H
8#define __IMXRT1050_EVK_H
9
10#include <asm/arch/imx-regs.h>
11
12#define CONFIG_SYS_INIT_SP_ADDR 0x20280000
13
Giulio Benetti8d9c0762020-01-10 15:51:48 +010014#define ESDHCI_QUIRK_BROKEN_TIMEOUT_VALUE 1
15
16#define PHYS_SDRAM 0x80000000
17#define PHYS_SDRAM_SIZE (32 * 1024 * 1024)
18
19#define DMAMEM_SZ_ALL (1 * 1024 * 1024)
20#define DMAMEM_BASE (PHYS_SDRAM + PHYS_SDRAM_SIZE - \
21 DMAMEM_SZ_ALL)
22
Giulio Benetti7b40b912020-04-08 17:10:20 +020023#ifdef CONFIG_DM_VIDEO
Giulio Benetti7b40b912020-04-08 17:10:20 +020024#define CONFIG_EXTRA_ENV_SETTINGS \
25 "stdin=serial\0" \
26 "stdout=serial,vidconsole\0" \
27 "stderr=serial,vidconsole\0"
28#endif
29
Giulio Benetti8d9c0762020-01-10 15:51:48 +010030/*
31 * Configuration of the external SDRAM memory
32 */
Giulio Benetti8d9c0762020-01-10 15:51:48 +010033
34/* For SPL */
35#ifdef CONFIG_SUPPORT_SPL
36#define CONFIG_SPL_STACK CONFIG_SYS_INIT_SP_ADDR
37#define CONFIG_SYS_SPL_LEN 0x00008000
38#define CONFIG_SYS_UBOOT_START 0x800023FD
39#endif
40/* For SPL ends */
41
42#endif /* __IMXRT1050_EVK_H */