blob: 3840267312d08f2960c4c991e13fcbec2a57d745 [file] [log] [blame]
Stefan Roese4745aca2007-02-20 10:57:08 +01001/*
2 * (C) Copyright 2007
3 * Stefan Roese, DENX Software Engineering, sr@denx.de.
4 *
5 * (C) Copyright 2004 Paul Reynolds <PaulReynolds@lhsolutions.com>
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26/************************************************************************
27 * katmai.h - configuration for AMCC Katmai (440SPe)
28 ***********************************************************************/
29
30#ifndef __CONFIG_H
31#define __CONFIG_H
Wolfgang Denk83b4cfa2007-06-20 18:14:24 +020032
Stefan Roese4745aca2007-02-20 10:57:08 +010033/*-----------------------------------------------------------------------
34 * High Level Configuration Options
35 *----------------------------------------------------------------------*/
36#define CONFIG_KATMAI 1 /* Board is Katmai */
37#define CONFIG_4xx 1 /* ... PPC4xx family */
38#define CONFIG_440 1 /* ... PPC440 family */
39#define CONFIG_440SPE 1 /* Specifc SPe support */
Stefan Roese4745aca2007-02-20 10:57:08 +010040#define CONFIG_SYS_CLK_FREQ 33333333 /* external freq to pll */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020041#define CONFIG_SYS_4xx_RESET_TYPE 0x2 /* use chip reset on this board */
Stefan Roese490f2042008-06-06 15:55:03 +020042
43/*
Stefan Roese5d812b82008-07-09 17:33:57 +020044 * Enable this board for more than 2GB of SDRAM
45 */
46#define CONFIG_PHYS_64BIT
47#define CONFIG_VERY_BIG_RAM
Stefan Roese5d812b82008-07-09 17:33:57 +020048
49/*
Stefan Roese490f2042008-06-06 15:55:03 +020050 * Include common defines/options for all AMCC eval boards
51 */
52#define CONFIG_HOSTNAME katmai
53#include "amcc-common.h"
Stefan Roese4745aca2007-02-20 10:57:08 +010054
Yuri Tikhonov1a6a00d2008-11-14 16:19:19 +030055/*
56 * For booting 256K-paged Linux we should have 16MB of memory
57 * for Linux initial memory map
58 */
59#undef CONFIG_SYS_BOOTMAPSZ
60#define CONFIG_SYS_BOOTMAPSZ (16 << 20)
61
Stefan Roese4745aca2007-02-20 10:57:08 +010062#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */
Stefan Roese4745aca2007-02-20 10:57:08 +010063#undef CONFIG_SHOW_BOOT_PROGRESS
64
65/*-----------------------------------------------------------------------
66 * Base addresses -- Note these are effective addresses where the
67 * actual resources get mapped (not physical addresses)
68 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020069#define CONFIG_SYS_FLASH_BASE 0xff000000 /* start of FLASH */
70#define CONFIG_SYS_PERIPHERAL_BASE 0xa0000000 /* internal peripherals */
71#define CONFIG_SYS_ISRAM_BASE 0x90000000 /* internal SRAM */
Stefan Roese4745aca2007-02-20 10:57:08 +010072
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020073#define CONFIG_SYS_PCI_MEMBASE 0x80000000 /* mapped PCI memory */
74#define CONFIG_SYS_PCI_BASE 0xd0000000 /* internal PCI regs */
75#define CONFIG_SYS_PCI_TARGBASE CONFIG_SYS_PCI_MEMBASE
Stefan Roese4745aca2007-02-20 10:57:08 +010076
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020077#define CONFIG_SYS_PCIE_MEMBASE 0xb0000000 /* mapped PCIe memory */
78#define CONFIG_SYS_PCIE_MEMSIZE 0x08000000 /* smallest incr for PCIe port */
79#define CONFIG_SYS_PCIE_BASE 0xe0000000 /* PCIe UTL regs */
Stefan Roese4745aca2007-02-20 10:57:08 +010080
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020081#define CONFIG_SYS_PCIE0_CFGBASE 0xc0000000
82#define CONFIG_SYS_PCIE1_CFGBASE 0xc1000000
83#define CONFIG_SYS_PCIE2_CFGBASE 0xc2000000
84#define CONFIG_SYS_PCIE0_XCFGBASE 0xc3000000
85#define CONFIG_SYS_PCIE1_XCFGBASE 0xc3001000
86#define CONFIG_SYS_PCIE2_XCFGBASE 0xc3002000
Stefan Roese4745aca2007-02-20 10:57:08 +010087
Stefan Roese97923772007-10-05 09:18:23 +020088/* base address of inbound PCIe window */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020089#define CONFIG_SYS_PCIE_INBOUND_BASE 0x0000000000000000ULL
Stefan Roese97923772007-10-05 09:18:23 +020090
Stefan Roese4745aca2007-02-20 10:57:08 +010091/* System RAM mapped to PCI space */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020092#define CONFIG_PCI_SYS_MEM_BUS CONFIG_SYS_SDRAM_BASE
93#define CONFIG_PCI_SYS_MEM_PHYS CONFIG_SYS_SDRAM_BASE
Stefan Roese4745aca2007-02-20 10:57:08 +010094#define CONFIG_PCI_SYS_MEM_SIZE (1024 * 1024 * 1024)
95
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020096#define CONFIG_SYS_ACE_BASE 0xfe000000 /* Xilinx ACE controller - Compact Flash */
Stefan Roese4745aca2007-02-20 10:57:08 +010097
98/*-----------------------------------------------------------------------
99 * Initial RAM & stack pointer (placed in internal SRAM)
100 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200101#define CONFIG_SYS_TEMP_STACK_OCM 1
102#define CONFIG_SYS_OCM_DATA_ADDR CONFIG_SYS_ISRAM_BASE
103#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_ISRAM_BASE /* Initial RAM address */
104#define CONFIG_SYS_INIT_RAM_END 0x2000 /* End of used area in RAM */
105#define CONFIG_SYS_GBL_DATA_SIZE 128 /* num bytes initial data */
Stefan Roese4745aca2007-02-20 10:57:08 +0100106
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200107#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
108#define CONFIG_SYS_POST_WORD_ADDR (CONFIG_SYS_GBL_DATA_OFFSET - 0x4)
109#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_POST_WORD_ADDR
Stefan Roese4745aca2007-02-20 10:57:08 +0100110
111/*-----------------------------------------------------------------------
112 * Serial Port
113 *----------------------------------------------------------------------*/
Stefan Roese4745aca2007-02-20 10:57:08 +0100114#undef CONFIG_UART1_CONSOLE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200115#undef CONFIG_SYS_EXT_SERIAL_CLOCK
Stefan Roese4745aca2007-02-20 10:57:08 +0100116
117/*-----------------------------------------------------------------------
118 * DDR SDRAM
119 *----------------------------------------------------------------------*/
120#define CONFIG_SPD_EEPROM 1 /* Use SPD EEPROM for setup */
Stefan Roeseba58e4c2007-03-01 21:11:36 +0100121#define SPD_EEPROM_ADDRESS {0x51, 0x52} /* SPD i2c spd addresses*/
Stefan Roese2721a682007-03-08 10:07:18 +0100122#define CONFIG_DDR_ECC 1 /* with ECC support */
Stefan Roese845c6c92008-01-05 09:12:41 +0100123#define CONFIG_DDR_RQDC_FIXED 0x80000038 /* optimal value found by GDA*/
Stefan Roese4745aca2007-02-20 10:57:08 +0100124#undef CONFIG_STRESS
Stefan Roese4745aca2007-02-20 10:57:08 +0100125
126/*-----------------------------------------------------------------------
127 * I2C
128 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200129#define CONFIG_SYS_I2C_SPEED 100000 /* I2C speed and slave address */
Stefan Roese4745aca2007-02-20 10:57:08 +0100130
131#define CONFIG_I2C_MULTI_BUS
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200132#define CONFIG_SYS_SPD_BUS_NUM 0 /* The I2C bus for SPD */
Stefan Roese4745aca2007-02-20 10:57:08 +0100133
134#define IIC0_BOOTPROM_ADDR 0x50
135#define IIC0_ALT_BOOTPROM_ADDR 0x54
136
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200137#define CONFIG_SYS_I2C_MULTI_EEPROMS
138#define CONFIG_SYS_I2C_EEPROM_ADDR (0x50)
139#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
140#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
141#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
Stefan Roese4745aca2007-02-20 10:57:08 +0100142
143/* I2C RTC */
144#define CONFIG_RTC_M41T11 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200145#define CONFIG_SYS_RTC_BUS_NUM 1 /* The I2C bus for RTC */
146#define CONFIG_SYS_I2C_RTC_ADDR 0x68
147#define CONFIG_SYS_M41T11_BASE_YEAR 1900 /* play along with linux */
Stefan Roese4745aca2007-02-20 10:57:08 +0100148
149/* I2C DTT */
150#define CONFIG_DTT_ADM1021 1 /* ADM1021 temp sensor support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200151#define CONFIG_SYS_DTT_BUS_NUM 1 /* The I2C bus for DTT */
Stefan Roese4745aca2007-02-20 10:57:08 +0100152/*
153 * standard dtt sensor configuration - bottom bit will determine local or
154 * remote sensor of the ADM1021, the rest determines index into
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155 * CONFIG_SYS_DTT_ADM1021 array below.
Stefan Roese4745aca2007-02-20 10:57:08 +0100156 */
157#define CONFIG_DTT_SENSORS { 0, 1 }
158
159/*
160 * ADM1021 temp sensor configuration (see dtt/adm1021.c for details).
161 * there will be one entry in this array for each two (dummy) sensors in
162 * CONFIG_DTT_SENSORS.
163 *
164 * For Katmai board:
165 * - only one ADM1021
166 * - i2c addr 0x18
167 * - conversion rate 0x02 = 0.25 conversions/second
168 * - ALERT ouput disabled
169 * - local temp sensor enabled, min set to 0 deg, max set to 85 deg
170 * - remote temp sensor enabled, min set to 0 deg, max set to 85 deg
171 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200172#define CONFIG_SYS_DTT_ADM1021 { { 0x18, 0x02, 0, 1, 0, 85, 1, 0, 58} }
Stefan Roese4745aca2007-02-20 10:57:08 +0100173
174/*-----------------------------------------------------------------------
175 * Environment
176 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200177#define CONFIG_ENV_IS_IN_FLASH 1 /* Environment uses flash */
Stefan Roese4745aca2007-02-20 10:57:08 +0100178
Stefan Roese490f2042008-06-06 15:55:03 +0200179/*
180 * Default environment variables
181 */
Stefan Roese4745aca2007-02-20 10:57:08 +0100182#define CONFIG_EXTRA_ENV_SETTINGS \
Stefan Roese490f2042008-06-06 15:55:03 +0200183 CONFIG_AMCC_DEF_ENV \
184 CONFIG_AMCC_DEF_ENV_POWERPC \
185 CONFIG_AMCC_DEF_ENV_PPC_OLD \
186 CONFIG_AMCC_DEF_ENV_NOR_UPD \
Stefan Roese4745aca2007-02-20 10:57:08 +0100187 "kernel_addr=fff10000\0" \
188 "ramdisk_addr=fff20000\0" \
Stefan Roese4745aca2007-02-20 10:57:08 +0100189 "kozio=bootm ffc60000\0" \
Grzegorz Bernacki6efc1fc2007-09-07 18:35:37 +0200190 "pciconfighost=1\0" \
Stefan Roesed4cb2d12007-10-13 16:43:23 +0200191 "pcie_mode=RP:RP:RP\0" \
Stefan Roese4745aca2007-02-20 10:57:08 +0100192 ""
Stefan Roese4745aca2007-02-20 10:57:08 +0100193
Jon Loeligerbc234c12007-07-04 22:32:51 -0500194/*
Stefan Roese490f2042008-06-06 15:55:03 +0200195 * Commands additional to the ones defined in amcc-common.h
Jon Loeliger079a1362007-07-10 10:12:10 -0500196 */
Yuri Tikhonov1a6a00d2008-11-14 16:19:19 +0300197#define CONFIG_CMD_EXT2
Jon Loeligerbc234c12007-07-04 22:32:51 -0500198#define CONFIG_CMD_DATE
Jon Loeligerbc234c12007-07-04 22:32:51 -0500199#define CONFIG_CMD_PCI
Jon Loeligerbc234c12007-07-04 22:32:51 -0500200#define CONFIG_CMD_SDRAM
Stefan Roeseafe9fa52007-10-22 16:24:44 +0200201#define CONFIG_CMD_SNTP
Stefan Roese4745aca2007-02-20 10:57:08 +0100202
203#define CONFIG_IBM_EMAC4_V4 1 /* 440SPe has this EMAC version */
Stefan Roese4745aca2007-02-20 10:57:08 +0100204#define CONFIG_PHY_ADDR 1 /* PHY address, See schematics */
205#define CONFIG_HAS_ETH0
206#define CONFIG_PHY_RESET 1 /* reset phy upon startup */
207#define CONFIG_PHY_RESET_DELAY 1000
208#define CONFIG_CIS8201_PHY 1 /* Enable 'special' RGMII mode for Cicada phy */
209#define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */
Stefan Roese4745aca2007-02-20 10:57:08 +0100210
211/*-----------------------------------------------------------------------
212 * FLASH related
213 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200214#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200215#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200216#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
217#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
Stefan Roese4745aca2007-02-20 10:57:08 +0100218
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200219#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE}
220#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
221#define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
Stefan Roese4745aca2007-02-20 10:57:08 +0100222
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200223#undef CONFIG_SYS_FLASH_CHECKSUM
224#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
225#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
Stefan Roese4745aca2007-02-20 10:57:08 +0100226
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200227#define CONFIG_ENV_SECT_SIZE 0x20000 /* size of one complete sector */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200228#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE-CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200229#define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
Stefan Roese4745aca2007-02-20 10:57:08 +0100230
231/* Address and size of Redundant Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200232#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE)
233#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
Stefan Roese4745aca2007-02-20 10:57:08 +0100234
235/*-----------------------------------------------------------------------
236 * PCI stuff
237 *-----------------------------------------------------------------------
238 */
239/* General PCI */
240#define CONFIG_PCI /* include pci support */
241#define CONFIG_PCI_PNP 1 /* do pci plug-and-play */
242#define CONFIG_PCI_SCAN_SHOW 1 /* show pci devices on startup */
Grzegorz Bernacki6efc1fc2007-09-07 18:35:37 +0200243#define CONFIG_PCI_CONFIG_HOST_BRIDGE
Stefan Roese4745aca2007-02-20 10:57:08 +0100244
245/* Board-specific PCI */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200246#define CONFIG_SYS_PCI_TARGET_INIT /* let board init pci target */
247#undef CONFIG_SYS_PCI_MASTER_INIT
Stefan Roese4745aca2007-02-20 10:57:08 +0100248
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200249#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1014 /* IBM */
250#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0xcafe /* Whatever */
251/* #define CONFIG_SYS_PCI_SUBSYS_ID CONFIG_SYS_PCI_SUBSYS_DEVICEID */
Stefan Roese4745aca2007-02-20 10:57:08 +0100252
253/*
254 * NETWORK Support (PCI):
255 */
256/* Support for Intel 82557/82559/82559ER chips. */
257#define CONFIG_EEPRO100
258
259/*-----------------------------------------------------------------------
260 * Xilinx System ACE support
261 *----------------------------------------------------------------------*/
262#define CONFIG_SYSTEMACE 1 /* Enable SystemACE support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200263#define CONFIG_SYS_SYSTEMACE_WIDTH 16 /* Data bus width is 16 */
264#define CONFIG_SYS_SYSTEMACE_BASE CONFIG_SYS_ACE_BASE
Stefan Roese4745aca2007-02-20 10:57:08 +0100265#define CONFIG_DOS_PARTITION 1
266
267/*-----------------------------------------------------------------------
268 * External Bus Controller (EBC) Setup
269 *----------------------------------------------------------------------*/
270
271/* Memory Bank 0 (Flash) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200272#define CONFIG_SYS_EBC_PB0AP (EBC_BXAP_BME_DISABLED | \
Stefan Roese4745aca2007-02-20 10:57:08 +0100273 EBC_BXAP_TWT_ENCODE(7) | \
274 EBC_BXAP_BCE_DISABLE | \
275 EBC_BXAP_BCT_2TRANS | \
276 EBC_BXAP_CSN_ENCODE(0) | \
277 EBC_BXAP_OEN_ENCODE(0) | \
278 EBC_BXAP_WBN_ENCODE(0) | \
279 EBC_BXAP_WBF_ENCODE(0) | \
280 EBC_BXAP_TH_ENCODE(0) | \
281 EBC_BXAP_RE_DISABLED | \
282 EBC_BXAP_SOR_DELAYED | \
283 EBC_BXAP_BEM_WRITEONLY | \
284 EBC_BXAP_PEN_DISABLED)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200285#define CONFIG_SYS_EBC_PB0CR (EBC_BXCR_BAS_ENCODE(CONFIG_SYS_FLASH_BASE) | \
Stefan Roese4745aca2007-02-20 10:57:08 +0100286 EBC_BXCR_BS_16MB | \
287 EBC_BXCR_BU_RW | \
288 EBC_BXCR_BW_16BIT)
289
290/* Memory Bank 1 (Xilinx System ACE controller) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200291#define CONFIG_SYS_EBC_PB1AP (EBC_BXAP_BME_DISABLED | \
Stefan Roesed2168622007-04-19 09:53:52 +0200292 EBC_BXAP_TWT_ENCODE(4) | \
293 EBC_BXAP_BCE_DISABLE | \
294 EBC_BXAP_BCT_2TRANS | \
295 EBC_BXAP_CSN_ENCODE(0) | \
296 EBC_BXAP_OEN_ENCODE(0) | \
297 EBC_BXAP_WBN_ENCODE(0) | \
298 EBC_BXAP_WBF_ENCODE(0) | \
299 EBC_BXAP_TH_ENCODE(0) | \
300 EBC_BXAP_RE_DISABLED | \
301 EBC_BXAP_SOR_NONDELAYED | \
302 EBC_BXAP_BEM_WRITEONLY | \
303 EBC_BXAP_PEN_DISABLED)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200304#define CONFIG_SYS_EBC_PB1CR (EBC_BXCR_BAS_ENCODE(CONFIG_SYS_ACE_BASE) | \
Stefan Roese4745aca2007-02-20 10:57:08 +0100305 EBC_BXCR_BS_1MB | \
306 EBC_BXCR_BU_RW | \
307 EBC_BXCR_BW_16BIT)
308
309/*-------------------------------------------------------------------------
310 * Initialize EBC CONFIG -
311 * Keep the Default value, but the bit PDT which has to be set to 1 ?TBC
312 * default value : 0x07C00000 - 0 0 000 1 1 1 1 1 0000 0 00000 000000000000
313 *-------------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200314#define CONFIG_SYS_EBC_CFG (EBC_CFG_LE_UNLOCK | \
Stefan Roese4745aca2007-02-20 10:57:08 +0100315 EBC_CFG_PTD_ENABLE | \
316 EBC_CFG_RTC_16PERCLK | \
317 EBC_CFG_ATC_PREVIOUS | \
318 EBC_CFG_DTC_PREVIOUS | \
319 EBC_CFG_CTC_PREVIOUS | \
320 EBC_CFG_OEO_PREVIOUS | \
321 EBC_CFG_EMC_DEFAULT | \
322 EBC_CFG_PME_DISABLE | \
323 EBC_CFG_PR_16)
324
Stefan Roeseba58e4c2007-03-01 21:11:36 +0100325/*-----------------------------------------------------------------------
326 * GPIO Setup
327 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200328#define CONFIG_SYS_GPIO_PCIE_PRESENT0 17
329#define CONFIG_SYS_GPIO_PCIE_PRESENT1 21
330#define CONFIG_SYS_GPIO_PCIE_PRESENT2 23
331#define CONFIG_SYS_GPIO_RS232_FORCEOFF 30
Stefan Roeseba58e4c2007-03-01 21:11:36 +0100332
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200333#define CONFIG_SYS_PFC0 (GPIO_VAL(CONFIG_SYS_GPIO_PCIE_PRESENT0) | \
334 GPIO_VAL(CONFIG_SYS_GPIO_PCIE_PRESENT1) | \
335 GPIO_VAL(CONFIG_SYS_GPIO_PCIE_PRESENT2) | \
336 GPIO_VAL(CONFIG_SYS_GPIO_RS232_FORCEOFF))
337#define CONFIG_SYS_GPIO_OR GPIO_VAL(CONFIG_SYS_GPIO_RS232_FORCEOFF)
338#define CONFIG_SYS_GPIO_TCR GPIO_VAL(CONFIG_SYS_GPIO_RS232_FORCEOFF)
339#define CONFIG_SYS_GPIO_ODR 0
Stefan Roeseba58e4c2007-03-01 21:11:36 +0100340
Stefan Roese4745aca2007-02-20 10:57:08 +0100341#endif /* __CONFIG_H */