blob: 27191381f898c8792af8cef599ab95f4dda2a212 [file] [log] [blame]
Chander Kashyapb9a1ef22011-08-18 22:37:19 +00001/*
2 * Copyright (C) 2011 Samsung Electronics
3 *
Chander Kashyap393cb362011-12-06 23:34:12 +00004 * Configuration settings for the SAMSUNG ORIGEN (EXYNOS4210) board.
Chander Kashyapb9a1ef22011-08-18 22:37:19 +00005 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Chander Kashyapb9a1ef22011-08-18 22:37:19 +00007 */
8
Piotr Wilczekbf7716d2014-03-07 14:59:46 +01009#ifndef __CONFIG_ORIGEN_H
10#define __CONFIG_ORIGEN_H
11
Simon Glass4c7bb1d2014-10-07 22:01:44 -060012#include <configs/exynos4-common.h>
Piotr Wilczekbf7716d2014-03-07 14:59:46 +010013
Chander Kashyapb9a1ef22011-08-18 22:37:19 +000014/* High Level Configuration Options */
Chander Kashyap393cb362011-12-06 23:34:12 +000015#define CONFIG_EXYNOS4210 1 /* which is a EXYNOS4210 SoC */
Chander Kashyapb9a1ef22011-08-18 22:37:19 +000016#define CONFIG_ORIGEN 1 /* working with ORIGEN*/
17
Chander Kashyapb9a1ef22011-08-18 22:37:19 +000018#define CONFIG_SYS_DCACHE_OFF 1
19
Piotr Wilczekbf7716d2014-03-07 14:59:46 +010020/* ORIGEN has 4 bank of DRAM */
21#define CONFIG_NR_DRAM_BANKS 4
Chander Kashyapb9a1ef22011-08-18 22:37:19 +000022#define CONFIG_SYS_SDRAM_BASE 0x40000000
Piotr Wilczekbf7716d2014-03-07 14:59:46 +010023#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
24#define SDRAM_BANK_SIZE (256 << 20) /* 256 MB */
25
26/* memtest works on */
27#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
28#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x6000000)
29#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x3E00000)
30
Chander Kashyapb9a1ef22011-08-18 22:37:19 +000031#define CONFIG_MACH_TYPE MACH_TYPE_ORIGEN
32
Piotr Wilczekbf7716d2014-03-07 14:59:46 +010033/* select serial console configuration */
34#define CONFIG_SERIAL2
Piotr Wilczekbf7716d2014-03-07 14:59:46 +010035
36/* Console configuration */
Piotr Wilczekbf7716d2014-03-07 14:59:46 +010037#define CONFIG_DEFAULT_CONSOLE "console=ttySAC1,115200n8\0"
38
39#define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */
40
41#define CONFIG_SYS_MONITOR_BASE 0x00000000
42
Chander Kashyapb9a1ef22011-08-18 22:37:19 +000043/* Power Down Modes */
44#define S5P_CHECK_SLEEP 0x00000BAD
45#define S5P_CHECK_DIDLE 0xBAD00000
46#define S5P_CHECK_LPA 0xABAD0000
47
Chander Kashyap98a48c52011-08-18 22:37:20 +000048/* MMC SPL */
Chander Kashyap98a48c52011-08-18 22:37:20 +000049#define COPY_BL2_FNPTR_ADDR 0x02020030
Inderpal Singh8a000612013-04-04 23:09:21 +000050#define CONFIG_SPL_TEXT_BASE 0x02021410
51
Guillaume GARDET7741c8b2014-10-08 15:04:38 +020052#define CONFIG_EXTRA_ENV_SETTINGS \
53 "loadaddr=0x40007000\0" \
54 "rdaddr=0x48000000\0" \
55 "kerneladdr=0x40007000\0" \
56 "ramdiskaddr=0x48000000\0" \
57 "console=ttySAC2,115200n8\0" \
58 "mmcdev=0\0" \
59 "bootenv=uEnv.txt\0" \
60 "loadbootenv=load mmc ${mmcdev} ${loadaddr} ${bootenv}\0" \
61 "importbootenv=echo Importing environment from mmc ...; " \
62 "env import -t $loadaddr $filesize\0" \
63 "loadbootscript=load mmc ${mmcdev} ${loadaddr} boot.scr\0" \
64 "bootscript=echo Running bootscript from mmc${mmcdev} ...; " \
65 "source ${loadaddr}\0"
66#define CONFIG_BOOTCOMMAND \
67 "if mmc rescan; then " \
68 "echo SD/MMC found on device ${mmcdev};" \
69 "if run loadbootenv; then " \
70 "echo Loaded environment from ${bootenv};" \
71 "run importbootenv;" \
72 "fi;" \
73 "if test -n $uenvcmd; then " \
74 "echo Running uenvcmd ...;" \
75 "run uenvcmd;" \
76 "fi;" \
77 "if run loadbootscript; then " \
78 "run bootscript; " \
79 "fi; " \
80 "fi;" \
81 "load mmc ${mmcdev} ${loadaddr} uImage; bootm ${loadaddr} "
Chander Kashyapb9a1ef22011-08-18 22:37:19 +000082
Chander Kashyapb9a1ef22011-08-18 22:37:19 +000083#define CONFIG_CLK_1000_400_200
84
85/* MIU (Memory Interleaving Unit) */
86#define CONFIG_MIU_2BIT_21_7_INTERLEAVED
87
Chander Kashyapb9a1ef22011-08-18 22:37:19 +000088#define CONFIG_SYS_MMC_ENV_DEV 0
89#define CONFIG_ENV_SIZE (16 << 10) /* 16 KB */
90#define RESERVE_BLOCK_SIZE (512)
91#define BL1_SIZE (16 << 10) /*16 K reserved for BL1*/
92#define CONFIG_ENV_OFFSET (RESERVE_BLOCK_SIZE + BL1_SIZE)
Chander Kashyapb9a1ef22011-08-18 22:37:19 +000093
Rajeshwari Shinde643be9c2013-07-04 12:29:17 +053094#define CONFIG_SPL_MAX_FOOTPRINT (14 * 1024)
95
96#define CONFIG_SYS_INIT_SP_ADDR 0x02040000
Chander Kashyap98a48c52011-08-18 22:37:20 +000097
Bin Menga1875592016-02-05 19:30:11 -080098/* U-Boot copy size from boot Media to DRAM.*/
Chander Kashyap98a48c52011-08-18 22:37:20 +000099#define COPY_BL2_SIZE 0x80000
100#define BL2_START_OFFSET ((CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)/512)
101#define BL2_SIZE_BLOC_COUNT (COPY_BL2_SIZE/512)
Angus Ainslie099e8842011-09-09 12:02:02 +0000102
Chander Kashyapb9a1ef22011-08-18 22:37:19 +0000103#endif /* __CONFIG_H */